Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗

Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗

Loads on click. Unloads only if this page sits in the background.

Download PDF

Contents

Pinout
Key specifications
CAD (KiCad official)
Provenance

README

markdown

DSPIC33EP64GS506-I

Microchip Tech · Digital Signal Processors (DSP/DSC) · TQFP-64(10x10)

DSPIC33EP64GS506-I from Microchip Tech, in a TQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	PWM4L/RD3	output	PWM Generator 4 low-side output with GPIO capability on RD3.
2	PWM1H/RA4	output	PWM Generator 1 high-side output with GPIO capability on RA4.
3	PWM1L/RA3	output	PWM Generator 1 low-side output with GPIO capability on RA3.
4	FLT12/RP48/RC0	input	PWM fault input 12 (remappable RP48) with GPIO capability on RC0.
5	FLT11/RP61/RC13	input	PWM fault input 11 (remappable RP61) with GPIO capability on RC13.
6	FLT10/RD10	input	PWM fault input 10 with GPIO capability on RD10.
7	MCLR	input	Active-low master clear (reset) input with Schmitt Trigger buffer; must be properly decoupled.
8	FLT9/T5CK/RD12	input	PWM fault input 9 or Timer5 external clock input with GPIO capability on RD12.
9	VSS	power_in	Ground reference for logic and I/O pins.
10	VDD	power_in	Positive power supply (3.0-3.6V) for logic and I/O pins.
11	AN12/ISRC1/RP59/RC11	bidirectional	Analog input channel 12, Constant-current source 1 output, or remappable GPIO RC11.
12	AN14/PGA2N3/RP60/RC12	input	Analog input channel 14 or PGA2 negative input with remappable GPIO RC12.
13	AN0/PGA1P1/CMP1A/RA0	input	Analog input channel 0 for 12-bit ADC conversion with PGA1 and comparator inputs; GPIO RA0 capable.
14	AN1/PGA1P2/PGA2P1/CMP1B/RA1	input	Analog input channel 1 with multiple PGA and comparator inputs; GPIO RA1 capable.
15	AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2	input	Analog input channel 2 with multiple PGA and comparator inputs; GPIO RA2 capable.
16	AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0	input	Analog input channel 3 with PGA and comparator inputs; remappable GPIO RB0.
17	AN4/CMP2C/CMP3A/ISRC4/RP41/RB9	bidirectional	Analog input channel 4, comparator inputs, or Constant-current source 4 output with remappable GPIO RB9.
18	AN5/CMP2D/CMP3B/ISRC3/RP42/RB10	bidirectional	Analog input channel 5, comparator inputs, or Constant-current source 3 output with remappable GPIO RB10.
19	AVDD	power_in	Positive power supply (3.0-3.6V) for analog modules; must be connected at all times.
20	AVSS	power_in	Ground reference for analog modules; must be connected at all times.
21	AN15/RD7	input	Analog input channel 15 with GPIO capability on RD7.
22	AN13/DACOUT2/RD13	bidirectional	Analog input channel 13, DAC output voltage 2, or GPIO RD13.
23	AN11/PGA1N3/RP57/RC9	input	Analog input channel 11 or PGA1 negative input 3 with remappable GPIO RC9.
24	AN10/PGA1P4/EXTREF2/RP58/RC10	input	Analog input channel 10, PGA1 positive input, or external voltage reference 2 input with remappable GPIO RC10.
25	VSS	power_in	Ground reference for logic and I/O pins.
26	VDD	power_in	Positive power supply (3.0-3.6V) for logic and I/O pins.
27	AN8/PGA2P4/CMP4C/RP49/RC1	input	Analog input channel 8, PGA2 positive input, or comparator 4C input with remappable GPIO RC1.
28	OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1	bidirectional	Oscillator/clock input, analog input 6, comparator inputs, or Constant-current source 2 output with remappable GPIO RB1.
29	OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2	bidirectional	Oscillator/clock output, analog input 7, PGA1 negative input, or comparator inputs with remappable GPIO RB2.
30	AN16/RD2	input	Analog input channel 16 with GPIO capability on RD2.
31	ASDA2/RP63/RC15	bidirectional	I2C2 alternate synchronous data line with open-drain output capability and remappable GPIO RC15.
32	PGED2/AN18/DACOUT1/ASCL2/INT0/RP35/RB3	bidirectional	Programming/debug data pin, analog input 18, DAC output 1, I2C2 alternate clock, or external interrupt 0 with GPIO RB3.
33	PGEC2/ADTRG31/RP36/RB4	bidirectional	Programming/debug clock pin, external ADC trigger 31, or remappable GPIO RB4.
34	RP62/RC14	bidirectional	Remappable peripheral pin 62 with GPIO capability on RC14.
35	AN9/CMP4D/EXTREF1/RP50/RC2	input	Analog input channel 9, comparator 4D input, or external voltage reference 1 input with remappable GPIO RC2.
36	ASDA1/RP55/RC7	bidirectional	I2C1 alternate synchronous data line with open-drain output capability and remappable GPIO RC7.
37	ASCL1/RP56/RC8	bidirectional	I2C1 alternate synchronous clock line with open-drain output capability and remappable GPIO RC8.
38	VDD	power_in	Positive power supply (3.0-3.6V) for logic and I/O pins.
39	RD14	bidirectional	PORTD bidirectional I/O pin with Schmitt Trigger input.
40	RD9	bidirectional	PORTD bidirectional I/O pin with Schmitt Trigger input.
41	VSS	power_in	Ground reference for logic and I/O pins.
42	RD8	bidirectional	PORTD bidirectional I/O pin with Schmitt Trigger input.
43	PGED3/SDA2/FLT31/RP40/RB8	bidirectional	Programming/debug data pin, I2C2 data line, PWM fault input 31 (Class B), or GPIO RB8.
44	PGEC3/SCL2/RP47/RB15	bidirectional	Programming/debug clock pin, I2C2 clock line, or remappable GPIO RB15.
45	INT4/RD11	input	External interrupt 4 input with Schmitt Trigger buffer or GPIO RD11.
46	TDO/AN19/PGA2N2/RP37/RB5	output	JTAG test data output, analog input 19, PGA2 negative input, or remappable GPIO RB5.
47	T4CK/RD0	input	Timer4 external clock input with Schmitt Trigger or GPIO RD0.
48	PGED1/TDI/AN20/SCL1/RP38/RB6	bidirectional	Programming/debug data pin, JTAG input, analog input 20, I2C1 clock, or remappable GPIO RB6.
49	PGEC1/AN21/SDA1/RP39/RB7	bidirectional	Programming/debug clock pin, analog input 21, I2C1 data line, or remappable GPIO RB7.
50	AN1ALT/RP52/RC4	input	Alternate analog input channel 1 or remappable GPIO RC4.
51	AN0ALT/RP53/RC5	input	Alternate analog input channel 0 or remappable GPIO RC5.
52	AN17/RP54/RC6	input	Analog input channel 17 or remappable GPIO RC6.
53	RD5	bidirectional	PORTD bidirectional I/O pin with Schmitt Trigger input.
54	PWM5H/RD6	output	PWM Generator 5 high-side output with GPIO capability on RD6.
55	PWM5L/RP51/RC3	output	PWM Generator 5 low-side output or remappable GPIO RC3.
56	VCAP	power_in	On-chip voltage regulator filter capacitor connection; requires low-ESR capacitor (>4.7µF, 10µF recommended, ESR <0.5Ω).
57	VDD	power_in	Positive power supply (3.0-3.6V) for logic and I/O pins.
58	RD4	bidirectional	PORTD bidirectional I/O pin with Schmitt Trigger input.
59	RD15	bidirectional	PORTD bidirectional I/O pin with Schmitt Trigger input.
60	TMS/PWM3H/RP43/RB11	output	JTAG test mode select input or PWM Generator 3 high-side output or remappable GPIO RB11.
61	TCK/PWM3L/RP44/RB12	output	JTAG test clock input or PWM Generator 3 low-side output or remappable GPIO RB12.
62	PWM2H/RP45/RB13	output	PWM Generator 2 high-side output or remappable GPIO RB13.
63	PWM2L/RP46/RB14	output	PWM Generator 2 low-side output or remappable GPIO RB14.
64	PWM4H/RD1	output	PWM Generator 4 high-side output with GPIO capability on RD1.

Key specifications

Parameter	Value
Manufacturer	Microchip Tech
Package	TQFP-64(10x10)
Category	Embedded Processors & Controllers
Pins	64

CAD (KiCad official)

Symbol: DSPIC33EP64GS506-I
Footprint: Package_QFP:TQFP-64_10x10mm_P0.5mm
3D model: TQFP-64(10x10) (KiCad packages3D, STEP)
3D model files: dspic33ep64gs506-i-etched.step / dspic33ep64gs506-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dspic33ep64gs506-i.step / dspic33ep64gs506-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Microchip Tech datasheet (390 pp, sha256 bb47aab11fffb376, retrieved 2026-09-21, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF