main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers dspic33ep64gs504-i: symbol repaired (body fitted to the names) · Ray
dspic33ep64gs504-i-etched.glb Publish 0.1.0 · Ray
dspic33ep64gs504-i-etched.step dspic33ep64gs504-i: factory component page (tier=mfr) · Ray
dspic33ep64gs504-i-hero.glb dspic33ep64gs504-i: hero GLB from the etched model (keeps the MPN mark) · Ray
dspic33ep64gs504-i-hero.overlay.json Publish 0.1.0 · Ray
dspic33ep64gs504-i.glb Publish 0.1.0 · Ray
dspic33ep64gs504-i.kicad_mod Publish 0.1.0 · Ray
dspic33ep64gs504-i.kicad_sym dspic33ep64gs504-i: symbol repaired (body fitted to the names) · Ray
dspic33ep64gs504-i.lbr dspic33ep64gs504-i: symbol repaired (body fitted to the names) · Ray
dspic33ep64gs504-i.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray

dsPIC33EP64GS504-I

Microchip Tech · Pre-ordered MCUs · TQFP-44(10x10)

dsPIC33EP64GS504-I from Microchip Tech, in a TQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGEC1/AN21/SDA1/RP39/RB7 bidirectional Programming/debugging clock for channel 1, also analog input AN21, I2C1 data and remappable RB7 I/O; the PGEC1 pin is used for ICSP and debugging.
2 AN1ALT/RP52/RC4 bidirectional Alternate analog input AN1ALT and remappable I/O RC4.
3 AN0ALT/RP53/RC5 bidirectional Alternate analog input AN0ALT and remappable I/O RC5.
4 AN17/RP54/RC6 bidirectional Analog input AN17 and remappable I/O RC6.
5 RP51/RC3 bidirectional Remappable peripheral pin RP51 and general-purpose I/O RC3.
6 VSS power_in Ground reference for logic and I/O pins.
7 VCAP passive CPU logic filter capacitor connection; a low-ESR capacitor greater than 4.7 µF (10 µF recommended), 16V, to ground is required on this pin and it must not be connected to VDD.
8 TMS/PWM3H/RP43/RB11 bidirectional JTAG test mode select input, PWM3 high output and remappable I/O RB11.
9 TCK/PWM3L/RP44/RB12 bidirectional JTAG test clock input, PWM3 low output and remappable I/O RB12.
10 PWM2H/RP45/RB13 output PWM high output 2 and remappable I/O RB13.
11 PWM2L/RP46/RB14 output PWM low output 2 and remappable I/O RB14.
12 PWM1H/RA4 output PWM high output 1 and general-purpose I/O RA4.
13 PWM1L/RA3 output PWM low output 1 and general-purpose I/O RA3.
14 FLT12/RP48/RC0 input PWM Fault input 12, remappable peripheral pin RP48 and general-purpose I/O RC0.
15 FLT11/RP61/RC13 input PWM Fault input 11, remappable peripheral pin RP61 and general-purpose I/O RC13.
16 AVSS power_in Ground reference for analog modules; this pin must be connected at all times.
17 AVDD power_in Positive supply for analog modules; this pin must be connected at all times.
18 MCLR input Master Clear (Reset) input; an active-low Reset to the device.
19 AN12/ISRC1/RP59/RC11 bidirectional Analog input AN12, constant-current output ISRC1 and remappable I/O RC11.
20 AN14/PGA2N3/RP60/RC12 bidirectional Analog input AN14, PGA2 negative input 3 and remappable I/O RC12.
21 AN0/PGA1P1/CMP1A/RA0 bidirectional Analog input AN0, PGA1 positive input 1, comparator 1A input and general-purpose I/O RA0.
22 AN1/PGA1P2/PGA2P1/CMP1B/RA1 bidirectional Analog input AN1, PGA1 positive input 2, PGA2 positive input 1, comparator 1B input and general-purpose I/O RA1.
23 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 bidirectional Analog input AN2, PGA1 positive input 3, PGA2 positive input 2, comparator 1C/2A inputs and general-purpose I/O RA2.
24 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 bidirectional Analog input AN3, PGA2 positive input 3, comparator 1D/2B inputs, remappable pin RP32 and general-purpose I/O RB0.
25 AN4/CMP2C/CMP3A/ISRC4/RP41/RB9 bidirectional Analog input AN4, comparator 2C/3A inputs, constant-current output ISRC4, remappable pin RP41 and general-purpose I/O RB9.
26 AN5/CMP2D/CMP3B/ISRC3/RP42/RB10 bidirectional Analog input AN5, comparator 2D/3B inputs, constant-current output ISRC3, remappable pin RP42 and general-purpose I/O RB10.
27 AN11/PGA1N3/RP57/RC9 bidirectional Analog input AN11, PGA1 negative input 3, remappable pin RP57 and general-purpose I/O RC9.
28 AN10/PGA1P4/EXTREF2/RP58/RC10 bidirectional Analog input AN10, PGA1 positive input 4, external voltage reference input 2, remappable pin RP58 and general-purpose I/O RC10.
29 VDD power_in Positive supply for peripheral logic and I/O pins.
30 VSS power_in Ground reference for logic and I/O pins.
31 AN8/PGA2P4/CMP4C/RP49/RC1 bidirectional Analog input AN8, PGA2 positive input 4, comparator 4C input, remappable pin RP49 and general-purpose I/O RC1.
32 OSC1/CLKI/AN6/CMP3C/CMP4A/ISRC2/RP33/RB1 input Oscillator crystal input or external clock source input CLKI, also analog input AN6, comparator 3C/4A inputs, constant-current output ISRC2, remappable pin RP33 and general-purpose I/O RB1.
33 OSC2/CLKO/AN7/PGA1N2/CMP3D/CMP4B/RP34/RB2 bidirectional Oscillator crystal output or clock output CLKO, also analog input AN7, PGA1 negative input 2, comparator 3D/4B inputs, remappable pin RP34 and general-purpose I/O RB2.
34 PGED2/AN18/DACOUT1/INT0/RP35/RB3 bidirectional Data I/O for programming/debugging channel 2, also analog input AN18, DAC output 1, external interrupt INT0, remappable pin RP35 and general-purpose I/O RB3.
35 PGEC2/ADTRG31/RP36/RB4 bidirectional Clock input for programming/debugging channel 2, also external ADC trigger ADTRG31, remappable pin RP36 and general-purpose I/O RB4.
36 AN9/CMP4D/EXTREF1/RP50/RC2 bidirectional Analog input AN9, comparator 4D input, external voltage reference input 1, remappable pin RP50 and general-purpose I/O RC2.
37 ASDA1/RP55/RC7 bidirectional Alternate I2C1 serial data I/O ASDA1, remappable pin RP55 and general-purpose I/O RC7.
38 ASCL1/RP56/RC8 bidirectional Alternate I2C1 serial clock I/O ASCL1, remappable pin RP56 and general-purpose I/O RC8.
39 VSS power_in Ground reference for logic and I/O pins.
40 VDD power_in Positive supply for peripheral logic and I/O pins.
41 PGED3/SDA2/FLT31/RP40/RB8 bidirectional Data I/O for programming/debugging channel 3, also I2C2 serial data SDA2, PWM Fault input 31 (Class B fault), remappable pin RP40 and general-purpose I/O RB8.
42 PGEC3/SCL2/RP47/RB15 bidirectional Clock input for programming/debugging channel 3, also I2C2 serial clock SCL2, remappable pin RP47 and general-purpose I/O RB15.
43 TDO/AN19/PGA2N2/RP37/RB5 bidirectional JTAG test data output TDO, also analog input AN19, PGA2 negative input 2, remappable pin RP37 and general-purpose I/O RB5.
44 PGED1/TDI/AN20/SCL1/RP38/RB6 bidirectional Data I/O for programming/debugging channel 1, also JTAG test data input TDI, analog input AN20, I2C1 serial clock SCL1, remappable pin RP38 and general-purpose I/O RB6.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-44(10x10)
Category Embedded Processors & Controllers
Pins 44

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VDD 3 3.6 V 305
RAM Retention Voltage VDR 1.8 V -40ºC 305
RAM Retention Voltage VDR 2 V +25ºC, +85ºC, +125ºC 305
VDD Rise Rate to Ensure Internal Power-on Reset Signal SVDD 1 V/ms 0V-3V in 3 ms 305
External Filter Capacitor Value CEFC 4.7 10 F Capacitor must have a low series resistance (<1 ohm) 305
OSC2 Pin Capacitive Loading COSCO 15 pF In XT and HS modes, when external clock is used to drive OSC1 315
All I/O Pins and OSC2 Capacitive Loading CIO 50 pF EC mode 315
SCLx, SDAx Capacitive Loading CB 400 pF In I2C mode 315
Operating Junction Temperature Range TJ -40 125 °C Industrial Temperature Devices 304
Operating Ambient Temperature Range TA -40 85 °C Industrial Temperature Devices 304
Ambient temperature under bias -40 125 °C 303
Storage temperature -65 150 °C 303
Voltage on VDD with respect to VSS -0.3 4 V 303
Voltage on any 5V tolerant pin with respect to VSS -0.3 5.5 V when VDD ≥ 3.0V 303
Voltage on any 5V tolerant pin with respect to VSS -0.3 3.6 V when VDD < 3.0V 303
Voltage on any pin that is not 5V tolerant with respect to VSS -0.3 V upper limit printed as (VDD + 0.3V) 303
Package Thermal Resistance, 44-Pin TQFP 10x10x1 mm JA 50 °C/W Note 1 304

CAD (KiCad official)

  • Symbol: dsPIC33EP64GS504-I
  • Footprint: Package_QFP:TQFP-44_10x10mm_P0.8mm
  • 3D model: TQFP-44(10x10) (KiCad packages3D, STEP)
  • 3D model files: dspic33ep64gs504-i-etched.step / dspic33ep64gs504-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dspic33ep64gs504-i.step / dspic33ep64gs504-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (390 pp, sha256 69126c50f4a4115e, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF