Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DSD1791DBR

Texas Instruments · ADCs/DACs - Special Purpose · SSOP-28

DSD1791DBR from Texas Instruments, in a SSOP-28. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PLRCK input Left/right clock (fS) input for PCM mode; Schmitt-trigger input, 5-V tolerant.
2 PBCK input Bit clock input for PCM mode; Schmitt-trigger input, 5-V tolerant.
3 PDATA input Serial audio data input for PCM mode; Schmitt-trigger input, 5-V tolerant.
4 DBCK input Bit clock input for DSD mode; Schmitt-trigger input, 5-V tolerant.
5 SCK input System clock input (128, 192, 256, 384, 512, or 768 fS); Schmitt-trigger input, 5-V tolerant.
6 RST input Reset input; Schmitt-trigger input, 5-V tolerant.
7 VDD power_in Digital power supply, 3.3 V nominal (3.0 V to 3.6 V).
8 DGND power_in Digital ground.
9 AGNDF power_in Analog ground for DACFF.
10 VCCR power_in Analog power supply for R-channel I/V, 5 V nominal (4.5 V to 5.5 V).
11 AGNDR power_in Analog ground for R-channel I/V.
12 VOUTR- output R-channel analog voltage output (negative); differential full scale is 3.2 Vp-p across VOUTR+ and VOUTR-.
13 VOUTR+ output R-channel analog voltage output (positive); differential full scale is 3.2 Vp-p across VOUTR+ and VOUTR-.
14 VCOM passive Internal bias decoupling pin.
15 VCCC power_in Analog power supply for internal bias and current DAC, 5 V nominal (4.5 V to 5.5 V).
16 AGNDC power_in Analog ground for internal bias and current DAC.
17 VOUTL+ output L-channel analog voltage output (positive); differential full scale is 3.2 Vp-p across VOUTL+ and VOUTL-.
18 VOUTL- output L-channel analog voltage output (negative); differential full scale is 3.2 Vp-p across VOUTL+ and VOUTL-.
19 AGNDL power_in Analog ground for L-channel I/V.
20 VCCL power_in Analog power supply for L-channel I/V, 5 V nominal (4.5 V to 5.5 V).
21 VCCF power_in Analog power supply for DACFF, 5 V nominal (4.5 V to 5.5 V).
22 ZEROR output Zero flag output for R-channel.
23 ZEROL output Zero flag output for L-channel.
24 DSDR input R-channel audio data input for DSD mode; Schmitt-trigger input, 5-V tolerant.
25 DSDL input L-channel audio data input for DSD mode; Schmitt-trigger input, 5-V tolerant.
26 MDI bidirectional Mode control data input/output for the SPI control port; Schmitt-trigger input with CMOS output, 5-V tolerant input.
27 MC input Mode control clock input; Schmitt-trigger input, 5-V tolerant.
28 MS bidirectional Mode control chip select input/output; Schmitt-trigger input with CMOS output, 5-V tolerant input.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-28
Category Data Acquisition
Pins 28

CAD (KiCad official)

  • Symbol: DSD1791DBR
  • Footprint: Package_SO:SSOP-28_5.3x10.2mm_P0.65mm
  • 3D model: SSOP-28 (KiCad packages3D, STEP)
  • 3D model files: dsd1791dbr-etched.step / dsd1791dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dsd1791dbr.step / dsd1791dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (57 pp, sha256 8d7f67fecf6bfb0c, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF