main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs ds91d176tmax: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers ds91d176tmax: viewers · Ray
ds91d176tmax-etched.fit.json ds91d176tmax: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
ds91d176tmax-etched.glb ds91d176tmax: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
ds91d176tmax-etched.step ds91d176tmax: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
ds91d176tmax.glb Publish 0.1.0 · Ray
ds91d176tmax.kicad_mod Publish 0.1.0 · Ray
ds91d176tmax.kicad_sym Publish 0.1.0 · Ray
ds91d176tmax.lbr Publish 0.1.0 · Ray
ds91d176tmax.step Publish 0.1.0 · Ray
package.json ds91d176tmax: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
page.json ds91d176tmax: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md Initial commit: component/ds91d176tmax · Ray

DS91D176TMAX

Texas Instruments · LVDS ICs · SOIC-8

DS91D176TMAX from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R tri_state Receiver output pin, tri-state LVTTL logic output with VOH = 2.4-2.7V and VOL = 0.28-0.4V at ±8mA, tri-stated when RE is high.
2 RE input Receiver enable pin, active-low control input; receiver enabled at RE ≤ 0.8V and disabled (tri-stated) at RE ≥ 2.0V.
3 DE input Driver enable pin, active-high control input; driver enabled at DE ≥ 2.0V and disabled (high-impedance) at DE ≤ 0.8V.
4 D input Driver input pin accepting LVTTL signals with VIH ≥ 2.0V and VIL ≤ 0.8V.
5 GND power_in Ground reference pin.
6 A bidirectional Non-inverting M-LVDS differential bus pin with driver output differential swing 480-650mV at 50Ω load, receiver input threshold ±50mV (Type 1), and pin voltage range −1.4V to +3.8V.
7 B bidirectional Inverting M-LVDS differential bus pin with driver output differential swing 480-650mV at 50Ω load, receiver input threshold ±50mV (Type 1), and pin voltage range −1.4V to +3.8V.
8 VCC power_in Power supply pin, +3.3V nominal with operating range 3.0V to 3.6V (±0.3V tolerance).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: DS91D176TMAX
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ds91d176tmax-etched.step / ds91d176tmax-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds91d176tmax.step / ds91d176tmax.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (22 pp, sha256 46defe5ba1a751bb, retrieved 2026-09-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF