component
DS90UB934TRGZRQ1
Public Made by Adomby adom
Texas Instruments LVDS ICs, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+30−27@@ -38,43 +38,43 @@ "number": "1", "name": "I2C_SDA", "type": "bidirectional",- "description": "I2C serial data line for bidirectional control bus communication with external 2-k\u03a9 to 4.7-k\u03a9 pullup resistor to VI2C recommended."+ "description": "I2C serial data line for bidirectional control bus communication with external 2-kΩ to 4.7-kΩ pullup resistor to VI2C recommended." }, { "number": "2", "name": "I2C_SCL", "type": "bidirectional",- "description": "I2C serial clock line for bidirectional control bus communication with external 2-k\u03a9 to 4.7-k\u03a9 pullup resistor to VI2C recommended."+ "description": "I2C serial clock line for bidirectional control bus communication with external 2-kΩ to 4.7-kΩ pullup resistor to VI2C recommended." }, { "number": "3", "name": "VDD11_D", "type": "passive",- "description": "Decoupling capacitor connection for internal digital regulator, requires minimum 4.7-\u03bcF capacitor to GND."+ "description": "Decoupling capacitor connection for internal digital regulator, requires minimum 4.7-μF capacitor to GND." }, { "number": "4", "name": "OSS_SEL", "type": "input",- "description": "Output sleep state select pin with 25-k\u03a9 internal pulldown; if unused connect to VDD with \u22644.3-k\u03a9 pullup resistor."+ "description": "Output sleep state select pin with 25-kΩ internal pulldown; if unused connect to VDD with ≤4.3-kΩ pullup resistor." }, { "number": "5", "name": "OEN", "type": "input",- "description": "Output enable pin with 1-M\u03a9 internal pulldown; if unused connect to VDD with \u22644.3-k\u03a9 pullup resistor."+ "description": "Output enable pin with 1-MΩ internal pulldown; if unused connect to VDD with ≤4.3-kΩ pullup resistor." }, { "number": "6", "name": "BISTEN", "type": "input",- "description": "BIST enable pin with 25-k\u03a9 internal pulldown; when HIGH enables BIST mode for at-speed testing."+ "description": "BIST enable pin with 25-kΩ internal pulldown; when HIGH enables BIST mode for at-speed testing." }, { "number": "7", "name": "VDDIO", "type": "power_in",- "description": "VDDIO voltage supply input for single-ended outputs and control inputs, 1.8V \u00b15% or 3.0-3.6V with minimum 10-nF capacitor to GND."+ "description": "VDDIO voltage supply input for single-ended outputs and control inputs, 1.8V ±5% or 3.0-3.6V with minimum 10-nF capacitor to GND." }, { "number": "8",@@ -134,7 +134,7 @@ "number": "17", "name": "VDD18", "type": "power_in",- "description": "1.8V \u00b15% power supply requiring 1-\u03bcF, 0.1-\u03bcF, and 0.01-\u03bcF capacitors to GND at each VDD pin."+ "description": "1.8V ±5% power supply requiring 1-μF, 0.1-μF, and 0.01-μF capacitors to GND at each VDD pin." }, { "number": "18",@@ -152,7 +152,7 @@ "number": "20", "name": "VDD11_DVP", "type": "passive",- "description": "Decoupling capacitor connection for internal mixed signal regulator, requires minimum 4.7-\u03bcF capacitor to GND."+ "description": "Decoupling capacitor connection for internal mixed signal regulator, requires minimum 4.7-μF capacitor to GND." }, { "number": "21",@@ -182,61 +182,61 @@ "number": "25", "name": "GPIO3/INTB", "type": "bidirectional",- "description": "General purpose input/output or active-low open drain interrupt output, shared pin with pullup to VI2C required at 4.7 k\u03a9."+ "description": "General purpose input/output or active-low open drain interrupt output, shared pin with pullup to VI2C required at 4.7 kΩ." }, { "number": "26", "name": "GPIO2", "type": "bidirectional",- "description": "General purpose input/output with 25-k\u03a9 pulldown; unused pins may be left open or floating at VDDIO logic levels."+ "description": "General purpose input/output with 25-kΩ pulldown; unused pins may be left open or floating at VDDIO logic levels." }, { "number": "27", "name": "GPIO1", "type": "bidirectional",- "description": "General purpose input/output with 25-k\u03a9 pulldown; unused pins may be left open or floating at VDDIO logic levels."+ "description": "General purpose input/output with 25-kΩ pulldown; unused pins may be left open or floating at VDDIO logic levels." }, { "number": "28", "name": "GPIO0", "type": "bidirectional",- "description": "General purpose input/output with 25-k\u03a9 pulldown; unused pins may be left open or floating at VDDIO logic levels."+ "description": "General purpose input/output with 25-kΩ pulldown; unused pins may be left open or floating at VDDIO logic levels." }, { "number": "29", "name": "VDDIO", "type": "power_in",- "description": "VDDIO voltage supply input for single-ended outputs and control inputs, 1.8V \u00b15% or 3.0-3.6V with minimum 10-nF capacitor to GND."+ "description": "VDDIO voltage supply input for single-ended outputs and control inputs, 1.8V ±5% or 3.0-3.6V with minimum 10-nF capacitor to GND." }, { "number": "30", "name": "PDB", "type": "input",- "description": "Power-down inverted input pin with 50-k\u03a9 internal pulldown and 3.3V tolerance; HIGH enables device, LOW powers down."+ "description": "Power-down inverted input pin with 50-kΩ internal pulldown and 3.3V tolerance; HIGH enables device, LOW powers down." }, { "number": "31", "name": "VDD18_FPD1", "type": "power_in",- "description": "1.8V \u00b15% high-speed transceiver analog power supply requiring 10-\u03bcF, 0.1-\u03bcF, and 0.01-\u03bcF capacitors to GND."+ "description": "1.8V ±5% high-speed transceiver analog power supply requiring 10-μF, 0.1-μF, and 0.01-μF capacitors to GND." }, { "number": "32", "name": "RIN1+", "type": "bidirectional",- "description": "Receive input channel 1 positive differential FPD-Link receiver with bidirectional control back channel and internal 100-\u03a9 termination."+ "description": "Receive input channel 1 positive differential FPD-Link receiver with bidirectional control back channel and internal 100-Ω termination." }, { "number": "33", "name": "RIN1-", "type": "bidirectional",- "description": "Receive input channel 1 negative differential FPD-Link receiver with internal 100-\u03a9 termination to RIN1+, AC-coupled input required."+ "description": "Receive input channel 1 negative differential FPD-Link receiver with internal 100-Ω termination to RIN1+, AC-coupled input required." }, { "number": "34", "name": "VDD11_FPD", "type": "passive",- "description": "Decoupling capacitor connection for internal analog regulator, requires minimum 4.7-\u03bcF capacitor to GND."+ "description": "Decoupling capacitor connection for internal analog regulator, requires minimum 4.7-μF capacitor to GND." }, { "number": "35",@@ -248,7 +248,7 @@ "number": "36", "name": "VDD18_P1", "type": "power_in",- "description": "1.8V \u00b15% PLL power supply requiring 1-\u03bcF, 0.1-\u03bcF, and 0.01-\u03bcF capacitors to GND."+ "description": "1.8V ±5% PLL power supply requiring 1-μF, 0.1-μF, and 0.01-μF capacitors to GND." }, { "number": "37",@@ -266,25 +266,25 @@ "number": "39", "name": "CMLOUTN", "type": "output",- "description": "Channel monitor loop-through CML driver differential output negative with 100-\u03a9 differential load termination."+ "description": "Channel monitor loop-through CML driver differential output negative with 100-Ω differential load termination." }, { "number": "40", "name": "VDD18_FPD0", "type": "power_in",- "description": "1.8V \u00b15% high-speed transceiver analog power supply requiring 10-\u03bcF, 0.1-\u03bcF, and 0.01-\u03bcF capacitors to GND."+ "description": "1.8V ±5% high-speed transceiver analog power supply requiring 10-μF, 0.1-μF, and 0.01-μF capacitors to GND." }, { "number": "41", "name": "RIN0+", "type": "bidirectional",- "description": "Receive input channel 0 positive differential FPD-Link receiver with bidirectional control back channel and internal 100-\u03a9 termination."+ "description": "Receive input channel 0 positive differential FPD-Link receiver with bidirectional control back channel and internal 100-Ω termination." }, { "number": "42", "name": "RIN0-", "type": "bidirectional",- "description": "Receive input channel 0 negative differential FPD-Link receiver with internal 100-\u03a9 termination to RIN0+, AC-coupled input required."+ "description": "Receive input channel 0 negative differential FPD-Link receiver with internal 100-Ω termination to RIN0+, AC-coupled input required." }, { "number": "43",@@ -302,13 +302,13 @@ "number": "45", "name": "VDD18_P0", "type": "power_in",- "description": "1.8V \u00b15% PLL power supply requiring 1-\u03bcF, 0.1-\u03bcF, and 0.01-\u03bcF capacitors to GND."+ "description": "1.8V ±5% PLL power supply requiring 1-μF, 0.1-μF, and 0.01-μF capacitors to GND." }, { "number": "46", "name": "SEL", "type": "input",- "description": "MUX select digital input with 25-k\u03a9 internal pulldown for selecting FPD Link input channel 0 or 1 at VDDIO logic levels."+ "description": "MUX select digital input with 25-kΩ internal pulldown for selecting FPD Link input channel 0 or 1 at VDDIO logic levels." }, { "number": "47",@@ -407,5 +407,8 @@ "docs/ds90ub934trgzrq1-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }