component
DS90UB913ATRTVRQ1
Public Made by Adomby adom
Texas Instruments Serializers, Deserializers, WQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+70@@ -0,0 +1,70 @@+# DS90UB913ATRTVRQ1++**Texas Instruments** · Serializers, Deserializers · WQFN-32-EP(5x5)++DS90UB913ATRTVRQ1 from Texas Instruments, in a WQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | HSYNC | input | Horizontal SYNC LVCMOS input with pulldown; in 10-bit mode restricted to no more than one transition per 10 PCLK cycles, leave open if unused. |+| 2 | VSYNC | input | Vertical SYNC LVCMOS input with pulldown; in 10-bit mode restricted to no more than one transition per 10 PCLK cycles, leave open if unused. |+| 3 | PCLK | input | Pixel clock LVCMOS input with pulldown; strobe edge set by TRFB control register 0x03[0]. |+| 4 | SCL | bidirectional | Open-drain clock line of the I2C-compatible bidirectional control bus, requires an external pullup resistor to VDDIO. |+| 5 | SDA | bidirectional | Open-drain data line of the I2C-compatible bidirectional control bus, requires an external pullup resistor to VDDIO. |+| 6 | ID[x] | input | Analog device I2C address select, set with a resistor (RID) to ground and a 10-kΩ pullup to the 1.8 V rail. |+| 7 | RES | input | Reserved LVCMOS input with pulldown that must be tied LOW. |+| 8 | MODE | input | Analog device mode select between imager PCLK and external oscillator operation, set with a resistor (Rmode) to ground and a 10-kΩ pullup to 1.8 V. |+| 9 | PDB | input | Power-down input with pulldown: H enables the serializer, L powers it down, shutting down the PLL and resetting registers to defaults. |+| 10 | VDDPLL | power_in | Analog PLL power supply, 1.8 V ±5%. |+| 11 | VDDT | power_in | Analog Tx power supply, 1.8 V ±5%. |+| 12 | DOUT- | bidirectional | Inverting CML differential output and bidirectional control channel input, AC coupled with 0.1 µF (0.047 µF in series with 50 Ω to GND for single-ended coax). |+| 13 | DOUT+ | bidirectional | Non-inverting CML differential output and bidirectional control channel input, must be AC coupled with a 0.1-µF capacitor. |+| 14 | VDDCML | power_in | CML and bidirectional channel driver power supply, 1.8 V ±5%. |+| 15 | GPO[0] | output | LVCMOS general-purpose output driven from deserializer GPIO0 or a local register, leave open if unused. |+| 16 | GPO[1] | output | LVCMOS general-purpose output driven from deserializer GPIO1 or a local register, leave open if unused. |+| 17 | GPO[2]/CLKOUT | output | LVCMOS general-purpose output or external-oscillator-mode clock output; pull to GND with a minimum 40-kΩ resistor to ensure LOW when PDB goes HIGH. |+| 18 | GPO[3]/CLKIN | bidirectional | LVCMOS general-purpose output or external oscillator clock input, leave open if unused. |+| 19 | DIN[0] | input | Parallel data input bit 0, LVCMOS with pulldown; unused inputs should be No Connect. |+| 20 | DIN[1] | input | Parallel data input bit 1, LVCMOS with pulldown; unused inputs should be No Connect. |+| 21 | DIN[2] | input | Parallel data input bit 2, LVCMOS with pulldown; unused inputs should be No Connect. |+| 22 | DIN[3] | input | Parallel data input bit 3, LVCMOS with pulldown; unused inputs should be No Connect. |+| 23 | DIN[4] | input | Parallel data input bit 4, LVCMOS with pulldown; unused inputs should be No Connect. |+| 24 | DIN[5] | input | Parallel data input bit 5, LVCMOS with pulldown; unused inputs should be No Connect. |+| 25 | VDDIO | power_in | I/O stage power for single-ended inputs and SDA/SCL, connectable to 1.8 V ±5%, 2.8 V ±10% or 3.3 V ±10%. |+| 26 | DIN[6] | input | Parallel data input bit 6, LVCMOS with pulldown; unused inputs should be No Connect. |+| 27 | DIN[7] | input | Parallel data input bit 7, LVCMOS with pulldown; unused inputs should be No Connect. |+| 28 | VDDD | power_in | Digital power supply, 1.8 V ±5%. |+| 29 | DIN[8] | input | Parallel data input bit 8, LVCMOS with pulldown; unused inputs should be No Connect. |+| 30 | DIN[9] | input | Parallel data input bit 9, LVCMOS with pulldown; active in 10-bit and 12-bit modes, unused inputs should be No Connect. |+| 31 | DIN[10] | input | Parallel data input bit 10, LVCMOS with pulldown; active only in 12-bit mode, inactive and No Connect in 10-bit mode. |+| 32 | DIN[11] | input | Parallel data input bit 11, LVCMOS with pulldown; active only in 12-bit mode, inactive and No Connect in 10-bit mode. |+| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | WQFN-32-EP(5x5) |+| Category | Interface |+| Pins | 33 |++## CAD (KiCad official)++- Symbol: `DS90UB913ATRTVRQ1`+- Footprint: `Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm`+- 3D model: WQFN-32-EP(5x5) (KiCad packages3D, STEP)+- 3D model files: `ds90ub913atrtvrq1-etched.step` / `ds90ub913atrtvrq1-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ds90ub913atrtvrq1.step` / `ds90ub913atrtvrq1.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/ds90ub913a-q1) (57 pp, sha256 `ace8cb05a1a45ee1`, retrieved 2026-10-05, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/ds90ub913atrtvrq1-datasheet.pdf)
page.jsonadded+312@@ -0,0 +1,312 @@+{+ "slug": "ds90ub913atrtvrq1",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Serializers, Deserializers, WQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "interface",+ "ds90ub913atrtvrq1",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "ds90ub913atrtvrq1.kicad_sym",+ "ds90ub913atrtvrq1.kicad_mod",+ "ds90ub913atrtvrq1.glb",+ "ds90ub913atrtvrq1.step",+ "ds90ub913atrtvrq1.lbr",+ "docs/hero.png",+ "docs/ds90ub913atrtvrq1-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "ds90ub913atrtvrq1-hero.glb",+ "ds90ub913atrtvrq1-hero.overlay.json"+ ],+ "component": {+ "mpn": "DS90UB913ATRTVRQ1",+ "manufacturer": "Texas Instruments",+ "package": "WQFN-32-EP(5x5)",+ "pin_count": 33,+ "category": "Interface",+ "subcategory": "Serializers, Deserializers",+ "datasheet": "https://www.ti.com/cn/lit/gpn/ds90ub913a-q1",+ "parts": {+ "symbol": "ds90ub913atrtvrq1.kicad_sym",+ "footprint": "ds90ub913atrtvrq1.kicad_mod",+ "model_3d": "ds90ub913atrtvrq1-hero.glb",+ "model_3d_plain": "ds90ub913atrtvrq1.glb",+ "model_3d_step": "ds90ub913atrtvrq1-etched.step",+ "model_3d_step_plain": "ds90ub913atrtvrq1.step",+ "lbr": "ds90ub913atrtvrq1.lbr"+ },+ "distributor_links": {+ "lcsc": 962540,+ "digikey": "296-46295-2-ND",+ "mouser": "595-S90UB913ATRTVRQ1"+ },+ "distributor_check": {+ "checked_at": "2026-10-05T18:48:39Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-46295-2-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-S90UB913ATRTVRQ1",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "HSYNC",+ "type": "input",+ "description": "Horizontal SYNC LVCMOS input with pulldown; in 10-bit mode restricted to no more than one transition per 10 PCLK cycles, leave open if unused."+ },+ {+ "number": "2",+ "name": "VSYNC",+ "type": "input",+ "description": "Vertical SYNC LVCMOS input with pulldown; in 10-bit mode restricted to no more than one transition per 10 PCLK cycles, leave open if unused."+ },+ {+ "number": "3",+ "name": "PCLK",+ "type": "input",+ "description": "Pixel clock LVCMOS input with pulldown; strobe edge set by TRFB control register 0x03[0]."+ },+ {+ "number": "4",+ "name": "SCL",+ "type": "bidirectional",+ "description": "Open-drain clock line of the I2C-compatible bidirectional control bus, requires an external pullup resistor to VDDIO."+ },+ {+ "number": "5",+ "name": "SDA",+ "type": "bidirectional",+ "description": "Open-drain data line of the I2C-compatible bidirectional control bus, requires an external pullup resistor to VDDIO."+ },+ {+ "number": "6",+ "name": "ID[x]",+ "type": "input",+ "description": "Analog device I2C address select, set with a resistor (RID) to ground and a 10-kΩ pullup to the 1.8 V rail."+ },+ {+ "number": "7",+ "name": "RES",+ "type": "input",+ "description": "Reserved LVCMOS input with pulldown that must be tied LOW."+ },+ {+ "number": "8",+ "name": "MODE",+ "type": "input",+ "description": "Analog device mode select between imager PCLK and external oscillator operation, set with a resistor (Rmode) to ground and a 10-kΩ pullup to 1.8 V."+ },+ {+ "number": "9",+ "name": "PDB",+ "type": "input",+ "description": "Power-down input with pulldown: H enables the serializer, L powers it down, shutting down the PLL and resetting registers to defaults."+ },+ {+ "number": "10",+ "name": "VDDPLL",+ "type": "power_in",+ "description": "Analog PLL power supply, 1.8 V ±5%."+ },+ {+ "number": "11",+ "name": "VDDT",+ "type": "power_in",+ "description": "Analog Tx power supply, 1.8 V ±5%."+ },+ {+ "number": "12",+ "name": "DOUT-",+ "type": "bidirectional",+ "description": "Inverting CML differential output and bidirectional control channel input, AC coupled with 0.1 µF (0.047 µF in series with 50 Ω to GND for single-ended coax)."+ },+ {+ "number": "13",+ "name": "DOUT+",+ "type": "bidirectional",+ "description": "Non-inverting CML differential output and bidirectional control channel input, must be AC coupled with a 0.1-µF capacitor."+ },+ {+ "number": "14",+ "name": "VDDCML",+ "type": "power_in",+ "description": "CML and bidirectional channel driver power supply, 1.8 V ±5%."+ },+ {+ "number": "15",+ "name": "GPO[0]",+ "type": "output",+ "description": "LVCMOS general-purpose output driven from deserializer GPIO0 or a local register, leave open if unused."+ },+ {+ "number": "16",+ "name": "GPO[1]",+ "type": "output",+ "description": "LVCMOS general-purpose output driven from deserializer GPIO1 or a local register, leave open if unused."+ },+ {+ "number": "17",+ "name": "GPO[2]/CLKOUT",+ "type": "output",+ "description": "LVCMOS general-purpose output or external-oscillator-mode clock output; pull to GND with a minimum 40-kΩ resistor to ensure LOW when PDB goes HIGH."+ },+ {+ "number": "18",+ "name": "GPO[3]/CLKIN",+ "type": "bidirectional",+ "description": "LVCMOS general-purpose output or external oscillator clock input, leave open if unused."+ },+ {+ "number": "19",+ "name": "DIN[0]",+ "type": "input",+ "description": "Parallel data input bit 0, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "20",+ "name": "DIN[1]",+ "type": "input",+ "description": "Parallel data input bit 1, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "21",+ "name": "DIN[2]",+ "type": "input",+ "description": "Parallel data input bit 2, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "22",+ "name": "DIN[3]",+ "type": "input",+ "description": "Parallel data input bit 3, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "23",+ "name": "DIN[4]",+ "type": "input",+ "description": "Parallel data input bit 4, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "24",+ "name": "DIN[5]",+ "type": "input",+ "description": "Parallel data input bit 5, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "25",+ "name": "VDDIO",+ "type": "power_in",+ "description": "I/O stage power for single-ended inputs and SDA/SCL, connectable to 1.8 V ±5%, 2.8 V ±10% or 3.3 V ±10%."+ },+ {+ "number": "26",+ "name": "DIN[6]",+ "type": "input",+ "description": "Parallel data input bit 6, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "27",+ "name": "DIN[7]",+ "type": "input",+ "description": "Parallel data input bit 7, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "28",+ "name": "VDDD",+ "type": "power_in",+ "description": "Digital power supply, 1.8 V ±5%."+ },+ {+ "number": "29",+ "name": "DIN[8]",+ "type": "input",+ "description": "Parallel data input bit 8, LVCMOS with pulldown; unused inputs should be No Connect."+ },+ {+ "number": "30",+ "name": "DIN[9]",+ "type": "input",+ "description": "Parallel data input bit 9, LVCMOS with pulldown; active in 10-bit and 12-bit modes, unused inputs should be No Connect."+ },+ {+ "number": "31",+ "name": "DIN[10]",+ "type": "input",+ "description": "Parallel data input bit 10, LVCMOS with pulldown; active only in 12-bit mode, inactive and No Connect in 10-bit mode."+ },+ {+ "number": "32",+ "name": "DIN[11]",+ "type": "input",+ "description": "Parallel data input bit 11, LVCMOS with pulldown; active only in 12-bit mode, inactive and No Connect in 10-bit mode."+ },+ {+ "number": "33",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: DAP (Drain Assist Pad) shown in pin configuration diagram but not listed in formal pin function tabl",+ "exposed pad 33 added from the footprint",+ "dropped thermal pad ['EP'] absent from footprint"+ ],+ "pages_sent": 24,+ "cost_usd": 0.2825,+ "at": "2026-10-05T18:48:23"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/ds90ub913a-q1",+ "pages": 57,+ "sha256": "ace8cb05a1a45ee1",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 33,+ "described": 33,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}