Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DS90LV049QMTX

Texas Instruments · LVDS ICs · TSSOP-16

DS90LV049QMTX from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RIN1- input Inverting LVDS receiver input for channel 1, differential pair with RIN1+, common-mode range 0.05-3V at VDD=3.3V
2 RIN1+ input Non-inverting LVDS receiver input for channel 1, differential pair with RIN1-, common-mode range 0.05-3V at VDD=3.3V
3 RIN2+ input Non-inverting LVDS receiver input for channel 2, differential pair with RIN2-, common-mode range 0.05-3V at VDD=3.3V
4 RIN2- input Inverting LVDS receiver input for channel 2, differential pair with RIN2+, common-mode range 0.05-3V at VDD=3.3V
5 DOUT1- output Inverting LVDS driver output for channel 1, differential pair with DOUT1+, differential voltage 250-450mV
6 DOUT1+ output Non-inverting LVDS driver output for channel 1, differential pair with DOUT1-, differential voltage 250-450mV
7 DOUT2+ output Non-inverting LVDS driver output for channel 2, differential pair with DOUT2-, differential voltage 250-450mV
8 DOUT2- output Inverting LVDS driver output for channel 2, differential pair with DOUT2+, differential voltage 250-450mV
9 EN input Enable input (active high) for tri-state output control, ANDed with EN bar on pin 16, logic levels VIH≥2.0V VIL≤0.8V
10 DIN1 input LVCMOS driver input for channel 1, logic levels VIH≥2.0V and VIL≤0.8V with pull-down current source
11 DIN2 input LVCMOS driver input for channel 2, logic levels VIH≥2.0V and VIL≤0.8V with pull-down current source
12 VDD power_in Power supply pin, recommended operating range 3.0-3.6V, max package dissipation 1146mW at 25°C
13 GND power_in Ground reference
14 ROUT1 tri_state LVCMOS tri-state receiver output for channel 1, output levels VOH≥2.7V and VOL≤0.25V, controlled by EN and EN inputs
15 ROUT2 tri_state LVCMOS tri-state receiver output for channel 2, output levels VOH≥2.7V and VOL≤0.25V, controlled by EN and EN inputs
16 EN input Enable input (active low) for tri-state output control, ANDed with EN on pin 9, logic levels VIH≥2.0V VIL≤0.8V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: DS90LV049QMTX
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: ds90lv049qmtx-etched.step / ds90lv049qmtx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds90lv049qmtx.step / ds90lv049qmtx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 37bae98f8a458533, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF