component
DS8604-A0S3
Public Made by Adomby adom
DSTECH Linear Voltage Regulators (LDO), SOT-23-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
d036784
DS8604-A0S3
DSTECH · Linear Voltage Regulators (LDO) · SOT-23-3
DS8604-A0S3 from DSTECH, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin (接地); the datasheet's absolute maximum ratings reference VIN to GND at -0.3V to 60V and VOUT to GND at -0.3V to 14.0V. |
| 2 | VOUT | power_out | Power output port; the datasheet rates VOUT to GND at -0.3V to 14.0V and recommends an effective output capacitance of 1uF to 22uF with ESR above 1mΩ placed close to VOUT and GND. |
| 3 | VIN | power_in | Power input port; the recommended input voltage range is 2.0V to 55V, and a 1uF or larger input capacitor should be placed close to VIN and GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | DSTECH |
| Package | SOT-23-3 |
| Category | Power Supply Chip |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage | VIN | 2 | 55 | V | 5 | ||
| Output voltage accuracy | -1 | 1 | % | ILOAD =0.1mA | 5 | ||
| Dropout voltage | VDROP | 0.66 | V | VOUT ≥ 5V, ILOAD(100mA) | 5 | ||
| Input voltage regulation | ΔLINE | 0.3 | % | ILOAD =1mA, 5 ≤ VIN ≤ 55V | 5 | ||
| Output current limit | ILIM | 201 | 300 | mA | VOUT =0 | 5 | |
| Over-temperature shutdown temperature | TSD | 160 | °C | ILOAD=10mA | 5 | ||
| Load voltage regulation | ΔLOAD | 0.1 | % | 1mA≤ ILOAD ≤ 0.2A | 5 | ||
| Quiescent current (5V < VOUT ≤ 12V) | IQH | 4.2 | μA | ILOAD = 0mA, 5V < VOUT ≤ 12V | 5 | ||
| Quiescent current with UVLO | IQ_UVLO | 3.5 | μA | 5 | |||
| Power supply rejection ratio | PSRR | 70 | dB | VOUT =5V, ILOAD=1mA, VIN = 12V, f = 100Hz | 5 | ||
| Over-temperature shutdown hysteresis | ΔTSD | 15 | °C | 5 | |||
| Input voltage operating range | VIN | 2 | 55 | V | 4 | ||
| Operating junction temperature range | TJ | -40 | 125 | °C | 4 | ||
| Operating ambient temperature range | TA | -40 | 85 | °C | 4 | ||
| VIN to GND voltage | VIN | -0.3 | 60 | V | Note 1 | 4 | |
| VOUT to GND voltage | VOUT | -0.3 | 14 | V | Note 1 | 4 | |
| VOUT to VIN voltage | VOUT-VIN | -60 | 0.3 | V | Note 1 | 4 | |
| Junction temperature | TJ | 150 | °C | 4 | |||
| Storage temperature range | TSTG | -60 | 150 | °C | 4 | ||
| Lead soldering temperature | 260 | °C | 10 sec | 4 | |||
| ESD HBM | 2 | kV | HBM | 4 | |||
| ESD MM | 200 | V | MM | 4 | |||
| Thermal resistance junction-to-ambient, SOT-23-3 | θJA | 200 | °C/W | TA = 25°C, DSTECH EVB board (Note 2) | 4 | ||
| Maximum power dissipation, SOT-23-3 | PD | 0.5 | W | TA = 25°C, DSTECH PCB | 8 |
CAD (KiCad official)
- Symbol:
DS8604-A0S3 - Footprint:
Package_TO_SOT_SMD:SOT-23-3 - 3D model: SOT-23-3 (KiCad packages3D, STEP)
- 3D model files:
ds8604-a0s3-etched.step/ds8604-a0s3-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ds8604-a0s3.step/ds8604-a0s3.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: DSTECH datasheet (11 pp, sha256
94c6447041e97c0e, retrieved 2026-10-29, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# DS8604-A0S3
**DSTECH** · Linear Voltage Regulators (LDO) · SOT-23-3
DS8604-A0S3 from DSTECH, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin (接地); the datasheet's absolute maximum ratings reference VIN to GND at -0.3V to 60V and VOUT to GND at -0.3V to 14.0V. |
| 2 | VOUT | power_out | Power output port; the datasheet rates VOUT to GND at -0.3V to 14.0V and recommends an effective output capacitance of 1uF to 22uF with ESR above 1mΩ placed close to VOUT and GND. |
| 3 | VIN | power_in | Power input port; the recommended input voltage range is 2.0V to 55V, and a 1uF or larger input capacitor should be placed close to VIN and GND. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | DSTECH |
| Package | SOT-23-3 |
| Category | Power Supply Chip |
| Pins | 3 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage | VIN | 2 | | 55 | V | | 5 |
| Output voltage accuracy | | -1 | | 1 | % | ILOAD =0.1mA | 5 |
| Dropout voltage | VDROP | | | 0.66 | V | VOUT ≥ 5V, ILOAD(100mA) | 5 |
| Input voltage regulation | ΔLINE | | | 0.3 | % | ILOAD =1mA, 5 ≤ VIN ≤ 55V | 5 |
| Output current limit | ILIM | 201 | 300 | | mA | VOUT =0 | 5 |
| Over-temperature shutdown temperature | TSD | | 160 | | °C | ILOAD=10mA | 5 |
| Load voltage regulation | ΔLOAD | | 0.1 | | % | 1mA≤ ILOAD ≤ 0.2A | 5 |
| Quiescent current (5V < VOUT ≤ 12V) | IQH | | 4.2 | | μA | ILOAD = 0mA, 5V < VOUT ≤ 12V | 5 |
| Quiescent current with UVLO | IQ_UVLO | | 3.5 | | μA | | 5 |
| Power supply rejection ratio | PSRR | | 70 | | dB | VOUT =5V, ILOAD=1mA, VIN = 12V, f = 100Hz | 5 |
| Over-temperature shutdown hysteresis | ΔTSD | | 15 | | °C | | 5 |
| Input voltage operating range | VIN | 2 | | 55 | V | | 4 |
| Operating junction temperature range | TJ | -40 | | 125 | °C | | 4 |
| Operating ambient temperature range | TA | -40 | | 85 | °C | | 4 |
| VIN to GND voltage | VIN | -0.3 | | 60 | V | Note 1 | 4 |
| VOUT to GND voltage | VOUT | -0.3 | | 14 | V | Note 1 | 4 |
| VOUT to VIN voltage | VOUT-VIN | -60 | | 0.3 | V | Note 1 | 4 |
| Junction temperature | TJ | | | 150 | °C | | 4 |
| Storage temperature range | TSTG | -60 | | 150 | °C | | 4 |
| Lead soldering temperature | | | | 260 | °C | 10 sec | 4 |
| ESD HBM | | | | 2 | kV | HBM | 4 |
| ESD MM | | | | 200 | V | MM | 4 |
| Thermal resistance junction-to-ambient, SOT-23-3 | θJA | | 200 | | °C/W | TA = 25°C, DSTECH EVB board (Note 2) | 4 |
| Maximum power dissipation, SOT-23-3 | PD | | | 0.5 | W | TA = 25°C, DSTECH PCB | 8 |
## CAD (KiCad official)
- Symbol: `DS8604-A0S3`
- Footprint: `Package_TO_SOT_SMD:SOT-23-3`
- 3D model: SOT-23-3 (KiCad packages3D, STEP)
- 3D model files: `ds8604-a0s3-etched.step` / `ds8604-a0s3-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ds8604-a0s3.step` / `ds8604-a0s3.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [DSTECH datasheet](docs/ds8604-a0s3-datasheet.pdf) (11 pp, sha256 `94c6447041e97c0e`, retrieved 2026-10-29, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ds8604-a0s3-datasheet.pdf)