component

DS8561-15S3

Public Made by Adom

by adom

DSTECH Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT23-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ds8561-15s3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21d ago
viewers ds8561-15s3: viewers · Ray 21d ago
ds8561-15s3-etched.glb Publish 0.1.0 · Ray 21d ago
ds8561-15s3-etched.step ds8561-15s3: factory component page (tier=lcsc) · Ray 21d ago
ds8561-15s3-hero.glb ds8561-15s3: hero GLB from the etched model (keeps the MPN mark) · Ray 21d ago
ds8561-15s3-hero.overlay.json Publish 0.1.0 · Ray 21d ago
ds8561-15s3.glb Publish 0.1.0 · Ray 21d ago
ds8561-15s3.kicad_mod Publish 0.1.0 · Ray 21d ago
ds8561-15s3.kicad_sym Publish 0.1.0 · Ray 21d ago
ds8561-15s3.lbr Publish 0.1.0 · Ray 21d ago
ds8561-15s3.step Publish 0.1.0 · Ray 21d ago
package.json Publish 0.1.0 · Ray 21d ago
page.json Set visibility: public · Ray 21d ago
README.md Publish 0.1.0 · Ray 21d ago

DS8561-15S3

DSTECH · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT23-3

DS8561-15S3 from DSTECH, in a SOT23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; the input and output capacitor ground connections must return to this pin with short, wide traces.
2 VOUT power_out Regulated output voltage pin, rated -0.3V to 6V to GND and -6V to 0.3V relative to VIN, with a 1µF to 22µF output capacitor (ESR above 1mΩ) placed close to VOUT and GND.
3 VIN power_in Power input, specified from 1.2V to 5.5V with an absolute maximum of -0.3V to 7V to GND, and a 1µF or larger input capacitor placed close to VIN and GND.

Key specifications

Parameter Value
Manufacturer DSTECH
Package SOT23-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input voltage VIN 1.2 5.5 V 7
Output voltage accuracy -2 2 % ILOAD =0.1mA 7
Dropout voltage, VOUT = 1.5V VDROP_1.5V 0.36 V ILOAD =300mA, VOUT = 1.5V 7
Quiescent current IQ 2 μA ILOAD = 0mA 7
Shutdown current ISD 0.1 0.5 μA VEN = 0V, VOUT = 0V 7
EN threshold, rising VIH 1 V EN Rising 7
EN threshold, falling VIL 0.4 V EN Falling 7
EN input current IEN 10 100 nA VEN = 5V 7
Input voltage regulation ΔLINE 0.2 % ILOAD =30mA, 1.5V ≤ VIN ≤ 5.5V or (VOUT + 0.2V) ≤ VIN ≤ 5.5V 7
Load voltage regulation ΔLOAD 0.2 % 10mA ≤ ILOAD ≤ 0.3A 7
Output current limit ILIM 301 600 mA VOUT = 0V 7
Power supply rejection ratio, 100Hz PSRR 80 dB VOUT =1.2V, VIN = 2V, f = 100Hz, ILOAD =5mA 7
Power supply rejection ratio, 1kHz PSRR 75 dB VOUT =1.2V, VIN = 2V, f = 1kHz, ILOAD =5mA 7
Overtemperature shutdown temperature TSD 155 °C ILOAD =10mA 7
Overtemperature shutdown hysteresis ΔTSD 15 °C 7
Discharge resistance RDC 30 Ω EN = 0V, VOUT = 0.1V 7
Input voltage VIN 1.2 5.5 V 6
Application junction temperature range TJ -40 125 °C 6
Application ambient temperature range TA -40 85 °C 6
VIN to GND VIN -0.3 7 V 6
VOUT, EN to GND VOUT, EN -0.3 6 V 6
VOUT to VIN VOUT-VIN -6 0.3 V 6
Junction temperature TJ 150 °C 6
Storage temperature range TSTG -60 150 °C 6
Lead soldering temperature 260 °C Soldering, 10 sec. 6
ESD HBM 2 kV HBM 6
ESD MM 200 V MM 6
ESD CDM 2 kV CDM 6
Thermal resistance junction-to-ambient, SOT-23-3 θJA 200 °C/W TA = 25°C, DSTECH EVB board 6

CAD (KiCad official)

  • Symbol: DS8561-15S3
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT23-3 (KiCad packages3D, STEP)
  • 3D model files: ds8561-15s3-etched.step / ds8561-15s3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds8561-15s3.step / ds8561-15s3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: DSTECH datasheet (19 pp, sha256 b28c6b5e18533c57, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF