component
DS8561-12S5
Public Made by Adomby adom
DSTECH Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownDS8561-12S5
DSTECH · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT23-5
DS8561-12S5 from DSTECH, in a SOT23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Input of supply voltage, operating range 1.2V to 5.5V (absolute max -0.3V to 7V), with a 1µF or larger capacitor placed close to VIN and GND. |
| 2 | GND | power_in | Ground. |
| 3 | EN | input | Enable control input; pulling it low shuts down the regulator (VIH 1.0V rising, VIL 0.4V falling, absolute max 6V). |
| 4 | NC | unconnected | No internal connection. |
| 5 | VOUT | power_out | Regulator output (fixed 1.2V for this part), needs 1µF to 22µF output capacitor close to VOUT and GND, up to 300mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | DSTECH |
| Package | SOT23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VIN | 1.2 | 5.5 | V | 7 | ||
| DC Output Voltage Accuracy | -2 | 2 | % | ILOAD =0.1mA | 7 | ||
| Shutdown Ground Current | ISD | 0.1 | 0.5 | μA | VEN = 0V, VOUT = 0V | 7 | |
| EN Input Current | IEN | 10 | 100 | nA | VEN = 5V | 7 | |
| Output Current Limit | ILIM | 301 | 600 | mA | VOUT = 0V | 7 | |
| VIN to GND | -0.3 | 7 | V | 6 | |||
| VOUT, EN to GND | -0.3 | 6 | V | 6 | |||
| VOUT to VIN | -6 | 0.3 | V | 6 | |||
| Lead Temperature (Soldering, 10 sec.) | 260 | °C | Soldering, 10 sec. | 6 | |||
| Junction Temperature | 150 | °C | 6 | ||||
| Storage Temperature Range | -60 | 150 | °C | 6 | |||
| ESD Human Body Model | HBM | 2 | KV | 6 | |||
| ESD Machine Model | MM | 200 | V | 6 | |||
| ESD Charged Device Model | CDM | 2 | KV | 6 | |||
| Junction Temperature Range | -40 | 125 | °C | 6 | |||
| Ambient Temperature Range | -40 | 85 | °C | 6 | |||
| Package Thermal Resistance SOT-23-5, SOT-23-3 | θJA | 200 | oC/W | Note 2: TA = 25°C on DSTECH EVB board | 6 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | must be back to the DS8561 ground pin using as wide and as short of a copper trace as is practical. | 13 |
CAD (KiCad official)
- Symbol:
DS8561-12S5 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT23-5 (KiCad packages3D, STEP)
- 3D model files:
ds8561-12s5-etched.step/ds8561-12s5-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ds8561-12s5.step/ds8561-12s5.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: DSTECH datasheet (19 pp, sha256
7523d69e89116c8c, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).