component

DS8401N-18S5

Public Made by Adom

by adom

DSTECH Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ds8401n-18s5factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers ds8401n-18s5: viewers · Ray 11d ago
ds8401n-18s5-etched.glb Publish 0.1.0 · Ray 11d ago
ds8401n-18s5-etched.step ds8401n-18s5: factory component page (tier=lcsc) · Ray 11d ago
ds8401n-18s5-hero.glb ds8401n-18s5: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
ds8401n-18s5-hero.overlay.json Publish 0.1.0 · Ray 11d ago
ds8401n-18s5.glb Publish 0.1.0 · Ray 11d ago
ds8401n-18s5.kicad_mod Publish 0.1.0 · Ray 11d ago
ds8401n-18s5.kicad_sym Publish 0.1.0 · Ray 11d ago
ds8401n-18s5.lbr Publish 0.1.0 · Ray 11d ago
ds8401n-18s5.step Publish 0.1.0 · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago

DS8401N-18S5

DSTECH · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

DS8401N-18S5 from DSTECH, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input of supply voltage, operating range 2.5V to 36V (absolute max 40V), with a 1µF or larger capacitor placed close to VIN and GND.
2 GND power_in Ground.
3 EN input Enable control input; pulling it low shuts down the regulator (VIH 1.1V rising, VIL 0.4V falling, absolute max 40V).
4 SNS input Sense of output voltage for the DS8401N variant, connected to VOUT or to a resistor divider for adjustable output (absolute max 6V).
5 VOUT power_out Output of the regulator, needs 1µF to 22µF effective output capacitance, up to 200mA load.

Key specifications

Parameter Value
Manufacturer DSTECH
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VIN 2.5 36 V VIN=15V, VEN=5V, TA=25C 6
DC Output Voltage Accuracy -1 1 % ILOAD=0.1mA 6
Shutdown Ground Current ISD 0.1 0.5 μA VEN=0V, VOUT=0V 6
EN Input Current IEN 10 100 nA VEN=24V 6
Output Current Limit ILIM 201 350 mA VOUT=0 6
SNS Input Current ISNS 0.6 μA SNS=VOUT, VOUT≤5V 6
Dropout Voltage VDROP_1.8V 0.46 V ILOAD=100mA, VOUT=1.8V 6
Ground Current IQ 2 μA ILOAD=0mA, VOUT≤5V 6
Enable Threshold Voltage High VIH 1.1 V EN Rising 6
Enable Threshold Voltage Low VIL 0.4 V EN Falling 6
Line Regulation ΔLINE 0.8 % ILOAD=1mA, 10V≤VIN≤20V 6
Load Regulation ΔLOAD 0.5 % 10mA≤ILOAD≤0.1A 6
Power Supply Rejection Ratio PSRR 70 dB VOUT=3.3V, ILOAD=30mA, VIN=12V, f=1KHz 6
Thermal Shutdown Temperature TSD 160 °C ILOAD=10mA 6
Thermal Shutdown Hysteresis ΔTSD 30 °C ILOAD=10mA 6
Input Voltage VIN 2.5 36 V 5
Junction Temperature Range TJ -40 125 °C 5
Ambient Temperature Range TA -40 85 °C 5
VIN, EN to GND -0.3 40 V 5
SNS to GND -0.3 6 V 5
VOUT to GND -0.3 14 V 5
VOUT to VIN -40 0.3 V 5
Lead Temperature 260 °C Soldering, 10 sec. 5
Junction Temperature TJ 150 °C 5
Storage Temperature Range -40 150 °C 5
ESD Susceptibility HBM 2 KV HBM 5
ESD Susceptibility MM 200 V MM 5
Package Thermal Resistance θJA 220 °C/W SOT-23-5, TA=25°C on DSTECH EVB board 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper must be back to the DS8401 ground pin using as wide and as short of a copper trace as is practical. 10

CAD (KiCad official)

  • Symbol: DS8401N-18S5
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: ds8401n-18s5-etched.step / ds8401n-18s5-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds8401n-18s5.step / ds8401n-18s5.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: DSTECH datasheet (12 pp, sha256 e8b24822ab19bcca, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF