main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers ds8401-50s5: viewers · Ray 16d ago
ds8401-50s5-etched.glb Publish 0.1.0 · Ray 16d ago
ds8401-50s5-etched.step ds8401-50s5: factory component page (tier=lcsc) · Ray 16d ago
ds8401-50s5-hero.glb ds8401-50s5: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
ds8401-50s5-hero.overlay.json Publish 0.1.0 · Ray 16d ago
ds8401-50s5.glb Publish 0.1.0 · Ray 16d ago
ds8401-50s5.kicad_mod Publish 0.1.0 · Ray 16d ago
ds8401-50s5.kicad_sym Publish 0.1.0 · Ray 16d ago
ds8401-50s5.lbr Publish 0.1.0 · Ray 16d ago
ds8401-50s5.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

DS8401-50S5

DSTECH · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

DS8401-50S5 from DSTECH, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input of supply voltage, specified from 2.5V to 36V (absolute maximum 40V), with a 1µF or larger input capacitor placed close to the VIN and GND pins.
2 GND power_in Ground; the input and output capacitor ground connections should use as wide and as short a copper trace as is practical back to this pin.
3 EN input Enable control input; pulling it low shuts the regulator down (shutdown current 100nA typical), with the enable threshold at 1.1V rising and 0.4V falling.
4 NC unconnected No internal connection.
5 VOUT power_out Output of the regulator, 5.0V for the DS8401-50S5 variant, rated for 200mA peak output current and stable with a ceramic or tantalum output capacitor of 1µF to 22µF with at least 1mΩ ESR.

Key specifications

Parameter Value
Manufacturer DSTECH
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage (input) VIN 2.5 36 V 6
DC Output Voltage Accuracy -1 1 % ILOAD =0.1mA 6
Dropout Voltage (VOUT ≥ 5V) VDROP 0.35 V ILOAD =100mA, VOUT ≥ 5V 6
Shutdown Ground Current ISD 0.1 0.5 μA VEN = 0V, VOUT = 0V 6
EN Input Current IEN 10 100 nA VEN = 24V 6
Line Regulation ΔLINE 0.8 % ILOAD =1mA, 10V ≤ VIN ≤ 20V 6
Output Current Limit ILIM 201 350 mA VOUT =0 6
Absolute Max: VIN, EN to GND -0.3 40 V 5
Absolute Max: VOUT to GND -0.3 14 V 5
Absolute Max: VOUT to VIN -40 0.3 V 5
Lead Temperature (Soldering, 10 sec) 260 °C Soldering, 10 sec 5
Junction Temperature (absolute max) 150 °C 5
Storage Temperature Range -40 150 °C 5
ESD Susceptibility HBM 2 KV HBM 5
ESD Susceptibility MM 200 V MM 5
Input Voltage VIN (recommended) VIN 2.5 36 V 5
Junction Temperature Range (recommended) -40 125 °C 5
Ambient Temperature Range (recommended) -40 85 °C 5
Quiescent Ground Current (VOUT ≤ 5V) IQ 2 μA ILOAD = 0mA, VOUT ≤ 5V 6
Load Regulation ΔLOAD 0.5 % 10mA≤ ILOAD ≤ 0.1A 6
Enable Threshold Voltage, EN Rising VIH 1.1 V EN Rising 6
Enable Threshold Voltage, EN Falling VIL 0.4 V EN Falling 6
Power Supply Rejection Ratio PSRR 70 dB VOUT =3.3V, ILOAD =30mA, VIN = 12V, f = 1KHz 6
Thermal Shutdown Temperature TSD 160 °C ILOAD =10mA 6
Thermal Shutdown Hysteresis ΔTSD 30 °C 6
Package Thermal Resistance, junction-to-ambient (SOT-23-5) θJA 220 °C/W TA=25°C, DSTECH EVB board 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper must be back to the DS8401 ground pin using as wide and as short of a copper trace as is practical. 10

CAD (KiCad official)

  • Symbol: DS8401-50S5
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: ds8401-50s5-etched.step / ds8401-50s5-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ds8401-50s5.step / ds8401-50s5.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: DSTECH datasheet (12 pp, sha256 e8b24822ab19bcca, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF