component
DS1307N
Public Made by Adomby adom
HGSEMI Real Time Clocks, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDS1307N
HGSEMI · Real Time Clocks · DIP-8
DS1307N from HGSEMI, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | X1 | passive | Connection for the standard 32.768 kHz quartz crystal; it can alternatively be driven by an external 32.768 kHz oscillator output, with X2 left floating. |
| 2 | X2 | passive | Connection for the other terminal of the 32.768 kHz crystal, which is specified for a 12.5 pF crystal load capacitance; left unconnected when X1 is driven by an external oscillator. |
| 3 | VBAT | power_in | +3 V battery input for a standard 3 V lithium cell or other backup supply; the battery voltage must be kept between 2.0 V and 3.5 V for proper operation. |
| 4 | GND | power_in | Ground reference for the device. |
| 5 | SDA | bidirectional | I2C serial data input/output, open-drain; it requires an external pull-up resistor. |
| 6 | SCL | input | I2C serial clock input that synchronizes data transfer on the serial interface; the datasheet pin table describes it as open-drain. |
| 7 | SQW/OUT | output | Open-drain square-wave/output driver that requires an external pull-up resistor; when SQWE is 1 it outputs 1 Hz, 4.096 kHz, 8.192 kHz or 32.768 kHz, and it can operate from either the VCC or VBAT supply. |
| 8 | VCC | power_in | +5 V supply input; the recommended operating range is 4.5 V to 5.5 V, and below 1.25×VBAT the device blocks RTC and RAM access. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HGSEMI |
| Package | DIP-8 |
| Category | Clock/Timing |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 4.5 | 5 | 5.5 | V | 3 | |
| Logic 1 input voltage | VIH | 2.2 | V | 3 | |||
| Logic 0 input voltage | VIL | -0.5 | 0.8 | V | 3 | ||
| Battery voltage | VBAT | 2 | 3.5 | V | 3 | ||
| Voltage on any pin to ground | -0.5 | 7 | V | 3 | |||
| Storage temperature | -55 | 125 | °C | 3 | |||
| Operating temperature (DS1307, commercial) | 0 | 70 | °C | 3 | |||
| Soldering temperature | 260 | °C | 10 s | 3 | |||
| Input leakage current (SCL) | ILI | 1 | µA | 3 | |||
| I/O leakage current (SDA & SQW/OUT) | ILO | 1 | µA | 3 | |||
| Logic 0 output voltage | VOL | 0.4 | V | IOL=5mA | 3 | ||
| Operating supply current | ICCA | 1.5 | mA | Note 7: SCL at maximum frequency, 100kHz | 3 | ||
| Standby supply current | ICCS | 200 | µA | Note 1: VCC, SDA and SCL at 5.0V | 3 | ||
| Battery current (oscillator ON, SQW/OUT OFF) | IBAT1 | 300 | 500 | nA | Note 2: VCC=0V, VBAT=3V; SQW/OUT OFF | 3 | |
| Battery current (oscillator ON, SQW/OUT ON 32kHz) | IBAT2 | 480 | 800 | nA | Oscillator ON; SQW/OUT ON (32kHz) | 3 | |
| SCL clock frequency | fSCL | 0 | 100 | kHz | 4 | ||
| Bus idle time between STOP and START | tBUF | 4.7 | µs | 4 | |||
| START condition hold time | tHDSTA | 4 | µs | Note 3 | 4 | ||
| SCL low period | tLOW | 4.7 | µs | 4 | |||
| SCL high period | tHIGH | 4 | µs | 4 | |||
| START condition setup time | tSUSTA | 4.7 | µs | 4 | |||
| Data hold time | tHDDAT | 0 | µs | Notes 4, 5 | 4 | ||
| Data setup time | tSUDAT | 250 | ns | 4 | |||
| SDA and SCL rise time | tR | 1000 | ns | 4 | |||
| SDA and SCL fall time | tF | 300 | ns | 4 | |||
| STOP condition setup time | tSUSTO | 4.7 | µs | 4 | |||
| Capacitive load per bus | CB | 400 | pF | Note 6: CB = total bus capacitance | 4 | ||
| I/O capacitance | CI/O | 10 | pF | TA=25℃ | 4 |
CAD (KiCad official)
- Symbol:
DS1307N - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: DIP-8 (KiCad packages3D, STEP)
- 3D model files:
ds1307n-etched.step/ds1307n-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ds1307n.step/ds1307n.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HGSEMI datasheet (14 pp, sha256
99d95856b4d3f840, retrieved 2026-10-16, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).