Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DRV8874PWPR

Texas Instruments · Brushed DC Motor Drivers · HTSSOP-16-EP

DRV8874PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN/IN1 input H-bridge control input with internal pulldown resistor for phase or enable control.
2 PH/IN2 input H-bridge control input with internal pulldown resistor for phase or secondary input control.
3 nSLEEP input Sleep mode control input; logic high enables device, logic low enters low-power sleep mode with <1µA quiescent current.
4 nFAULT tri_state Open-drain fault indicator output pulled low during UVLO, CPUV, OCP, or TSD fault conditions.
5 VREF power_in External reference voltage input (0 to 3.6V) to set current regulation threshold for ITRIP.
6 IPROPI output Analog current output with 450µA/A scaling factor proportional to load current through low-side MOSFETs.
7 IMODE input Quad-level input selecting current regulation mode (fixed off-time or cycle-by-cycle) and overcurrent protection response.
8 OUT1 output H-bridge output pin for motor or load connection with 6A peak current capability.
9 PGND power_in Device power ground connection to system ground plane and thermal dissipation path.
10 OUT2 output H-bridge output pin for motor or load connection with 6A peak current capability.
11 VM power_in 4.5V to 37V main power supply input requiring 0.1µF bypass capacitor and bulk capacitance.
12 VCP power_out Charge pump regulated output (5V relative to VM) requiring 100-nF X5R/X7R ceramic capacitor to VM.
13 CPH power_out Charge pump high-side switching node requiring 22-nF X5R/X7R VM-rated ceramic capacitor to CPL.
14 CPL power_in Charge pump low-side capacitor node requiring 22-nF X5R/X7R VM-rated ceramic capacitor from CPH.
15 GND power_in Device ground connection to system ground plane.
16 PMODE input Tri-level input selecting H-bridge control mode (logic low=PH/EN, high=PWM, Hi-Z=independent half-bridge).
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category Motor Driver ICs
Pins 17

CAD (KiCad official)

  • Symbol: DRV8874PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: drv8874pwpr-etched.step / drv8874pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); drv8874pwpr.step / drv8874pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 fa2b0d0bdf490882, retrieved 2026-09-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF