component
DRV8837CDSGR
Public Made by Adomby adom
Texas Instruments Brushed DC Motor Drivers, WSON-8-EP(2x2). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+11−8@@ -32,19 +32,19 @@ "number": "1", "name": "VM", "type": "power_in",- "description": "Motor power supply, 0 V to 11 V. Bypass to GND with a 0.1-\u00b5F ceramic capacitor rated for VM."+ "description": "Motor power supply, 0 V to 11 V. Bypass to GND with a 0.1-µF ceramic capacitor rated for VM." }, { "number": "2", "name": "OUT1", "type": "output",- "description": "H-bridge motor output 1. Connect to one terminal of the motor winding. Peak drive current 1 A; HS+LS RDS(on) typ 1 \u03a9."+ "description": "H-bridge motor output 1. Connect to one terminal of the motor winding. Peak drive current 1 A; HS+LS RDS(on) typ 1 Ω." }, { "number": "3", "name": "OUT2", "type": "output",- "description": "H-bridge motor output 2. Connect to the other terminal of the motor winding. Peak drive current 1 A; HS+LS RDS(on) typ 1 \u03a9."+ "description": "H-bridge motor output 2. Connect to the other terminal of the motor winding. Peak drive current 1 A; HS+LS RDS(on) typ 1 Ω." }, { "number": "4",@@ -56,25 +56,25 @@ "number": "5", "name": "IN2", "type": "input",- "description": "PWM bridge control input 2 (IN/IN interface). Drives OUT2. Logic-level input; VIH \u2265 0.5\u00d7VCC, VIL \u2264 0.25\u00d7VCC; internal ~100-k\u03a9 pulldown to GND."+ "description": "PWM bridge control input 2 (IN/IN interface). Drives OUT2. Logic-level input; VIH ≥ 0.5×VCC, VIL ≤ 0.25×VCC; internal ~100-kΩ pulldown to GND." }, { "number": "6", "name": "IN1", "type": "input",- "description": "PWM bridge control input 1 (IN/IN interface). Drives OUT1. Logic-level input; VIH \u2265 0.5\u00d7VCC, VIL \u2264 0.25\u00d7VCC; internal ~100-k\u03a9 pulldown to GND."+ "description": "PWM bridge control input 1 (IN/IN interface). Drives OUT1. Logic-level input; VIH ≥ 0.5×VCC, VIL ≤ 0.25×VCC; internal ~100-kΩ pulldown to GND." }, { "number": "7", "name": "nSLEEP", "type": "input",- "description": "Active-low sleep mode input. Logic low puts the device in low-power sleep (IVMQ \u2248 30 nA, IVCCQ \u2248 5 nA). Logic high enables normal operation. Internal ~100-k\u03a9 pulldown to GND; wake time \u2248 30 \u00b5s."+ "description": "Active-low sleep mode input. Logic low puts the device in low-power sleep (IVMQ ≈ 30 nA, IVCCQ ≈ 5 nA). Logic high enables normal operation. Internal ~100-kΩ pulldown to GND; wake time ≈ 30 µs." }, { "number": "8", "name": "VCC", "type": "power_in",- "description": "Logic power supply, 1.8 V to 5.5 V (abs max 7 V). Bypass to GND with a 0.1-\u00b5F ceramic capacitor rated for VCC. UVLO trips at ~1.7 V falling / 1.8 V rising."+ "description": "Logic power supply, 1.8 V to 5.5 V (abs max 7 V). Bypass to GND with a 0.1-µF ceramic capacitor rated for VCC. UVLO trips at ~1.7 V falling / 1.8 V rising." }, { "number": "9",@@ -150,5 +150,8 @@ "docs/drv8837cdsgr-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }