component
DRV8816PWPR
Public Made by Adomby adom
Texas Instruments Stepper Motor Driver, HTSSOP-16-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDRV8816PWPR
Texas Instruments · Stepper Motor Driver · HTSSOP-16-EP
DRV8816PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | nFAULT | output | Open-drain fault indication output that is pulled low during fault conditions and requires an external pullup (Table 1 recommends >1 kΩ to VCC); VOL is 0.4 V max at 1 mA sink. |
| 2 | EN2 | input | OUT2 half-bridge enable: logic high enables the output, logic low puts the FETs in Hi-Z; VIH 2 V min, VIL 0.8 V max, internal pulldown. |
| 3 | IN1 | input | OUT1 half-bridge input: logic high enables the high-side FET and logic low enables the low-side FET; VIH 2 V min, VIL 0.8 V max, internal pulldown. |
| 4 | GND | power_in | Device ground, to be connected to system ground (also connected to the PowerPAD). |
| 5 | nSLEEP | input | Pull logic low to put the device into low-power sleep mode; VIH 2.2 V min, VIL 0.8 V max, internal pulldown, and allow 1 ms after returning high before applying PWM. |
| 6 | EN1 | input | OUT1 half-bridge enable: logic high enables the output, logic low puts the FETs in Hi-Z; VIH 2 V min, VIL 0.8 V max, internal pulldown. |
| 7 | OUT1 | output | OUT1 half-bridge output, rated for 2.8 A H-bridge output current with VBB to OUTx limited to 40 V absolute maximum. |
| 8 | SENSE | output | H-bridge low-side connection that must be tied directly to GND or through a low-value sense resistor; the device disables the outputs when SENSE exceeds 500 mV, and V(SENSE) is limited to -0.5 V to 1.0 V. |
| 9 | VBB | power_in | Motor supply input rated 8 V to 38 V, to be bypassed with a 0.1 µF ceramic capacitor plus a bulk capacitor rated for at least the VBB voltage. |
| 10 | OUT2 | output | OUT2 half-bridge output, rated for 2.8 A H-bridge output current with VBB to OUTx limited to 40 V absolute maximum. |
| 11 | CP1 | passive | Charge pump switching node; connect a 0.1 µF X7R capacitor rated for VBB between CP1 and CP2, absolute maximum -0.6 V to VBB. |
| 12 | CP2 | passive | Charge pump switching node; connect the 0.1 µF X7R capacitor rated for VBB between CP2 and CP1, absolute maximum -0.6 V to VBB + 7 V. |
| 13 | GND | power_in | Device ground, to be connected to system ground (also connected to the PowerPAD). |
| 14 | VCP | power_out | Charge pump output; connect a 0.1 µF 16 V ceramic capacitor between VCP and VBB to supply the high-side gate drive. |
| 15 | VPROPI | output | Current-proportional output equal to approximately 5× the SENSE voltage, reaching at most 2.5 V and reading 0 V when SENSE is grounded or during brake; absolute maximum 3.6 V, and 100 kΩ to GND is recommended if used. |
| 16 | IN2 | input | OUT2 half-bridge input: logic high enables the high-side FET and logic low enables the low-side FET; VIH 2 V min, VIL 0.8 V max, internal pulldown. |
| 17 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | HTSSOP-16-EP |
| Category | Motor Driver ICs |
| Pins | 17 |
CAD (KiCad official)
- Symbol:
DRV8816PWPR - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
- 3D model files:
drv8816pwpr-etched.step/drv8816pwpr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);drv8816pwpr.step/drv8816pwpr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (27 pp, sha256
7deb02a930b67a22, retrieved 2026-10-10, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).