component
DRV8703QRHBRQ1
Public Made by Adomby adom
Texas Instruments Motor Driver ICs, QFN-32-EP(5x5). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
drv8703qrhbrq1: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
a93ca45
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347
{
"schema_version": 1,
"type": "component",
"slug": "drv8703qrhbrq1",
"title": "DRV8703QRHBRQ1",
"brief": "Texas Instruments Motor Driver ICs, QFN-32-EP(5x5). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"power supply chip",
"drv8703qrhbrq1"
],
"component": {
"mpn": "DRV8703QRHBRQ1",
"manufacturer": "Texas Instruments",
"package": "QFN-32-EP(5x5)",
"pin_count": 33,
"category": "Power Supply Chip",
"subcategory": "Motor Driver ICs",
"datasheet": "https://www.ti.com/cn/lit/ds/symlink/drv8702-q1.pdf",
"parts": {
"symbol": "drv8703qrhbrq1.kicad_sym",
"footprint": "drv8703qrhbrq1.kicad_mod",
"model_3d": "drv8703qrhbrq1-etched.glb",
"model_3d_plain": "drv8703qrhbrq1.glb",
"model_3d_step": "drv8703qrhbrq1-etched.step",
"model_3d_step_plain": "drv8703qrhbrq1.step",
"lbr": "drv8703qrhbrq1.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Device ground. Connect this pin to system ground."
},
{
"number": "2",
"name": "IN1/PH",
"type": "input",
"description": "Input control pin. Logic depends on the MODE pin setting (IN1 in PWM/independent modes, PH in PH/EN mode). Has an internal pull-down resistor."
},
{
"number": "3",
"name": "IN2/EN",
"type": "input",
"description": "Input control pin. Logic depends on the MODE pin setting (IN2 in PWM/independent modes, EN in PH/EN mode). Has an internal pull-down resistor."
},
{
"number": "4",
"name": "SDO",
"type": "output",
"description": "SPI data output (open-drain). Requires an external pull-up resistor."
},
{
"number": "5",
"name": "nSCS",
"type": "input",
"description": "SPI chip-select input, active low. Selects and enables the SPI interface."
},
{
"number": "6",
"name": "SDI",
"type": "input",
"description": "SPI data input. Has an internal pull-down resistor."
},
{
"number": "7",
"name": "SCLK",
"type": "input",
"description": "SPI clock input. Has an internal pull-down resistor."
},
{
"number": "8",
"name": "nSLEEP",
"type": "input",
"description": "Sleep mode input, active low. Pulling low puts the device into low-power sleep with FET outputs Hi-Z. Has an internal pull-down resistor."
},
{
"number": "9",
"name": "nWDFLT",
"type": "output",
"description": "Watchdog fault indicator (open-drain). Pulled low when a watchdog fault occurs; requires an external pull-up resistor."
},
{
"number": "10",
"name": "nFAULT",
"type": "output",
"description": "Fault indicator (open-drain). Pulled low on any fault condition; requires an external pull-up resistor."
},
{
"number": "11",
"name": "MODE",
"type": "input",
"description": "Mode control pin. Low selects H-bridge operation; high selects independent half-bridge operation. Connected to an internal resistor divider with internal pull-up and pull-down; latched at power-up or on wake from sleep."
},
{
"number": "12",
"name": "DVDD",
"type": "power_out",
"description": "Internal 3.3 V logic regulator output. Bypass to GND with a 6.3 V, 1 µF ceramic capacitor."
},
{
"number": "13",
"name": "GND",
"type": "power_in",
"description": "Device ground. Connect this pin to system ground."
},
{
"number": "14",
"name": "AVDD",
"type": "power_out",
"description": "Internal 5 V analog regulator output. Bypass to GND with a 6.3 V, 1 µF ceramic capacitor."
},
{
"number": "15",
"name": "VREF",
"type": "input",
"description": "Current-set reference input. Voltage on this pin sets the chopping current threshold (0.3 V to 3.6 V recommended)."
},
{
"number": "16",
"name": "SO",
"type": "output",
"description": "Shunt amplifier output. VSO = VSP × AV + offset. Do not place more than 1 nF of capacitance on this pin; max 5 mA load."
},
{
"number": "17",
"name": "GND",
"type": "power_in",
"description": "Device ground. Connect this pin to system ground."
},
{
"number": "18",
"name": "GH1",
"type": "output",
"description": "High-side gate drive output for H-bridge 1. Connect to the gate of the high-side external N-channel MOSFET."
},
{
"number": "19",
"name": "SH1",
"type": "input",
"description": "High-side source sense for H-bridge 1. Connect to the source of the high-side external N-channel MOSFET (phase node)."
},
{
"number": "20",
"name": "GL1",
"type": "output",
"description": "Low-side gate drive output for H-bridge 1. Connect to the gate of the low-side external N-channel MOSFET."
},
{
"number": "21",
"name": "SP",
"type": "input",
"description": "Shunt amplifier positive input. Connect to the current-sense resistor."
},
{
"number": "22",
"name": "SN",
"type": "input",
"description": "Shunt amplifier negative input. Connect to the current-sense resistor."
},
{
"number": "23",
"name": "SL2",
"type": "input",
"description": "Low-side source sense for H-bridge 2. Connect to the source of the low-side external N-channel MOSFET."
},
{
"number": "24",
"name": "GL2",
"type": "output",
"description": "Low-side gate drive output for H-bridge 2. Connect to the gate of the low-side external N-channel MOSFET."
},
{
"number": "25",
"name": "SH2",
"type": "input",
"description": "High-side source sense for H-bridge 2. Connect to the source of the high-side external N-channel MOSFET (phase node)."
},
{
"number": "26",
"name": "GH2",
"type": "output",
"description": "High-side gate drive output for H-bridge 2. Connect to the gate of the high-side external N-channel MOSFET."
},
{
"number": "27",
"name": "VDRAIN",
"type": "input",
"description": "High-side FET drain sense. Shared by both H-bridges; connects to the drains of the high-side external MOSFETs."
},
{
"number": "28",
"name": "VM",
"type": "power_in",
"description": "Motor power supply input, 5.5 V to 45 V. Bypass to GND with a 0.1 µF ceramic capacitor and a minimum 10 µF bulk capacitor."
},
{
"number": "29",
"name": "VCP",
"type": "power_out",
"description": "Charge pump output. Connect a 16 V, 1 µF ceramic capacitor between this pin and VM."
},
{
"number": "30",
"name": "CPH",
"type": "passive",
"description": "Charge pump switching node (positive). Connect a 0.1 µF X7R capacitor rated for VM between CPH and CPL."
},
{
"number": "31",
"name": "CPL",
"type": "passive",
"description": "Charge pump switching node (negative). Connect a 0.1 µF X7R capacitor rated for VM between CPH and CPL."
},
{
"number": "32",
"name": "NC",
"type": "unconnected",
"description": "No connect. No internal connection; leave floating or tie to GND."
},
{
"number": "33",
"name": "PAD",
"type": "power_in",
"description": "Exposed thermal pad on the underside of the package. Must be connected to system ground for electrical return and thermal dissipation."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.ti.com/cn/lit/ds/symlink/drv8702-q1.pdf",
"pages": 63,
"sha256": "ab99f0978331e55f",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 33,
"described": 33,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "drv8703qrhbrq1.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
5,
5,
0.875
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "5fa713ea46b36980895812ed853577889b7cb06d275041a39b99bc0be305dc79",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "drv8703qrhbrq1-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
5,
5,
0.875
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "22f64dc350ae3590c192165957beeb0f5c9b5ca2a5e163b10858a2bd96e597cb",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "QFN-32-EP(5x5)",
"Category": "Power Supply Chip",
"Pins": "33"
}
},
"variants": [
{
"mpn": "DRV8703QRHBRQ1",
"kind": "packaging"
},
{
"mpn": "DRV8703-Q1 RHB",
"kind": "unknown"
}
],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"drv8703qrhbrq1"
],
"discovery_pitch": "DRV8703QRHBRQ1 (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"drv8703qrhbrq1.kicad_sym",
"drv8703qrhbrq1.kicad_mod",
"drv8703qrhbrq1.glb",
"drv8703qrhbrq1.step",
"drv8703qrhbrq1.lbr",
"docs/hero.png",
"docs/drv8703qrhbrq1-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-24T20:00:37.853Z"
}