component
DRV8436ERGER
Public Made by Adomby adom
Texas Instruments Stepper Motor Driver, VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+62@@ -0,0 +1,62 @@+# DRV8436ERGER++**Texas Instruments** · Stepper Motor Driver · VQFN-24-EP(4x4)++DRV8436ERGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | VM | power_in | Motor supply input, 4.5 V to 48 V for normal DC operation, bypassed to GND with a 0.01 µF ceramic capacitor rated for VM and a bulk capacitor. |+| 2 | PGND | power_in | Power ground, internally shorted to pin 7, to be connected to system ground on the PCB. |+| 3 | AOUT1 | output | Bridge A output 1, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design. |+| 4 | AOUT2 | output | Bridge A output 2, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design. |+| 5 | BOUT2 | output | Bridge B output 2, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design. |+| 6 | BOUT1 | output | Bridge B output 1, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design. |+| 7 | PGND | power_in | Power ground, internally shorted to pin 2, to be connected to system ground on the PCB. |+| 8 | VM | power_in | Motor supply input, 4.5 V to 48 V for normal DC operation, internally tied to pin 1 and bypassed to GND. |+| 9 | GND | power_in | Device ground, to be connected to the system ground. |+| 10 | DVDD | power_out | Internal logic regulator output, nominal 5 V, supplies at most 2 mA; bypass to GND with a 0.47 µF X7R ceramic rated 6.3 V or 10 V. |+| 11 | nFAULT | output | Open-drain fault indicator, driven low on fault, requires an external pull-up (5 V or 3.3 V) and sinks up to 10 mA. |+| 12 | VREFB | input | Reference voltage input setting the full-scale chopping current of bridge B, maximum 3.3 V, with IFS = VREF / 2.2 V/A. |+| 13 | VREFA | input | Reference voltage input setting the full-scale chopping current of bridge A, maximum 3.3 V, with IFS = VREF / 2.2 V/A. |+| 14 | TOFF | input | Four-level input setting the PWM current-chopping off-time to 7, 16, 24 or 32 µs (GND, 1, Hi-Z, 330 kΩ to GND). |+| 15 | BDECAY | input | Four-level input setting the decay mode of bridge B (smart-tune, slow, mixed 30% fast, or fast). |+| 16 | ADECAY | input | Four-level input setting the decay mode of bridge A (smart-tune, slow, mixed 30% fast, or fast). |+| 17 | BPH | input | Bridge B phase input, logic high drives current from BOUT1 to BOUT2; logic input with VIH 1.5 V to 5.5 V and recommended input up to 5.3 V. |+| 18 | BEN | input | Bridge B enable input, logic high enables the bridge and logic low disables it to high impedance. |+| 19 | APH | input | Bridge A phase input, logic high drives current from AOUT1 to AOUT2; logic input with VIH 1.5 V to 5.5 V and recommended input up to 5.3 V. |+| 20 | AEN | input | Bridge A enable input, logic high enables the bridge and logic low disables it to high impedance. |+| 21 | nSLEEP | input | Sleep-mode input, logic high enables the device and logic low enters low-power sleep; internal pull-down, must not be tied to DVDD. |+| 22 | CPL | passive | Charge-pump switching node (negative side); connect a 0.022 µF X7R ceramic capacitor rated VM between CPH and CPL. |+| 23 | CPH | passive | Charge-pump switching node; connect a 0.022 µF X7R ceramic capacitor rated VM between CPH and CPL. |+| 24 | VCP | power_out | Charge-pump output, operates at VM + 5 V; connect a 0.22 µF 16 V X7R ceramic capacitor to VM. |+| 25 | Thermal pad (EP) | power_in | Exposed thermal pad, must be soldered to the PCB and connected to the system ground for thermal and electrical performance. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-24-EP(4x4) |+| Category | Motor Driver ICs |+| Pins | 25 |++## CAD (KiCad official)++- Symbol: `DRV8436ERGER`+- Footprint: `Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm`+- 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)+- 3D model files: `drv8436erger-etched.step` / `drv8436erger-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `drv8436erger.step` / `drv8436erger.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/drv8436e) (46 pp, sha256 `32cfac267bdda8d5`, retrieved 2026-10-08, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/drv8436erger-datasheet.pdf)
page.jsonadded+302@@ -0,0 +1,302 @@+{+ "slug": "drv8436erger",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Stepper Motor Driver, VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "motor driver ics",+ "drv8436erger",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "drv8436erger.kicad_sym",+ "drv8436erger.kicad_mod",+ "drv8436erger.glb",+ "drv8436erger.step",+ "drv8436erger.lbr",+ "docs/hero.png",+ "docs/drv8436erger-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "drv8436erger-hero.glb",+ "drv8436erger-hero.overlay.json"+ ],+ "component": {+ "mpn": "DRV8436ERGER",+ "manufacturer": "Texas Instruments",+ "package": "VQFN-24-EP(4x4)",+ "pin_count": 25,+ "category": "Motor Driver ICs",+ "subcategory": "Stepper Motor Driver",+ "datasheet": "https://www.ti.com/cn/lit/gpn/drv8436e",+ "parts": {+ "symbol": "drv8436erger.kicad_sym",+ "footprint": "drv8436erger.kicad_mod",+ "model_3d": "drv8436erger-hero.glb",+ "model_3d_plain": "drv8436erger.glb",+ "model_3d_step": "drv8436erger-etched.step",+ "model_3d_step_plain": "drv8436erger.step",+ "lbr": "drv8436erger.lbr"+ },+ "distributor_links": {+ "lcsc": "C1518722",+ "digikey": "296-DRV8436ERGERTR-ND",+ "mouser": "595-DRV8436ERGER"+ },+ "distributor_check": {+ "checked_at": "2026-10-08T20:05:17Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-DRV8436ERGERTR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-DRV8436ERGER",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "VM",+ "type": "power_in",+ "description": "Motor supply input, 4.5 V to 48 V for normal DC operation, bypassed to GND with a 0.01 µF ceramic capacitor rated for VM and a bulk capacitor."+ },+ {+ "number": "2",+ "name": "PGND",+ "type": "power_in",+ "description": "Power ground, internally shorted to pin 7, to be connected to system ground on the PCB."+ },+ {+ "number": "3",+ "name": "AOUT1",+ "type": "output",+ "description": "Bridge A output 1, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design."+ },+ {+ "number": "4",+ "name": "AOUT2",+ "type": "output",+ "description": "Bridge A output 2, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design."+ },+ {+ "number": "5",+ "name": "BOUT2",+ "type": "output",+ "description": "Bridge B output 2, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design."+ },+ {+ "number": "6",+ "name": "BOUT1",+ "type": "output",+ "description": "Bridge B output 1, connects to motor winding; full-scale current up to 1.5 A and 1.1 A rms depending on PCB design."+ },+ {+ "number": "7",+ "name": "PGND",+ "type": "power_in",+ "description": "Power ground, internally shorted to pin 2, to be connected to system ground on the PCB."+ },+ {+ "number": "8",+ "name": "VM",+ "type": "power_in",+ "description": "Motor supply input, 4.5 V to 48 V for normal DC operation, internally tied to pin 1 and bypassed to GND."+ },+ {+ "number": "9",+ "name": "GND",+ "type": "power_in",+ "description": "Device ground, to be connected to the system ground."+ },+ {+ "number": "10",+ "name": "DVDD",+ "type": "power_out",+ "description": "Internal logic regulator output, nominal 5 V, supplies at most 2 mA; bypass to GND with a 0.47 µF X7R ceramic rated 6.3 V or 10 V."+ },+ {+ "number": "11",+ "name": "nFAULT",+ "type": "output",+ "description": "Open-drain fault indicator, driven low on fault, requires an external pull-up (5 V or 3.3 V) and sinks up to 10 mA."+ },+ {+ "number": "12",+ "name": "VREFB",+ "type": "input",+ "description": "Reference voltage input setting the full-scale chopping current of bridge B, maximum 3.3 V, with IFS = VREF / 2.2 V/A."+ },+ {+ "number": "13",+ "name": "VREFA",+ "type": "input",+ "description": "Reference voltage input setting the full-scale chopping current of bridge A, maximum 3.3 V, with IFS = VREF / 2.2 V/A."+ },+ {+ "number": "14",+ "name": "TOFF",+ "type": "input",+ "description": "Four-level input setting the PWM current-chopping off-time to 7, 16, 24 or 32 µs (GND, 1, Hi-Z, 330 kΩ to GND)."+ },+ {+ "number": "15",+ "name": "BDECAY",+ "type": "input",+ "description": "Four-level input setting the decay mode of bridge B (smart-tune, slow, mixed 30% fast, or fast)."+ },+ {+ "number": "16",+ "name": "ADECAY",+ "type": "input",+ "description": "Four-level input setting the decay mode of bridge A (smart-tune, slow, mixed 30% fast, or fast)."+ },+ {+ "number": "17",+ "name": "BPH",+ "type": "input",+ "description": "Bridge B phase input, logic high drives current from BOUT1 to BOUT2; logic input with VIH 1.5 V to 5.5 V and recommended input up to 5.3 V."+ },+ {+ "number": "18",+ "name": "BEN",+ "type": "input",+ "description": "Bridge B enable input, logic high enables the bridge and logic low disables it to high impedance."+ },+ {+ "number": "19",+ "name": "APH",+ "type": "input",+ "description": "Bridge A phase input, logic high drives current from AOUT1 to AOUT2; logic input with VIH 1.5 V to 5.5 V and recommended input up to 5.3 V."+ },+ {+ "number": "20",+ "name": "AEN",+ "type": "input",+ "description": "Bridge A enable input, logic high enables the bridge and logic low disables it to high impedance."+ },+ {+ "number": "21",+ "name": "nSLEEP",+ "type": "input",+ "description": "Sleep-mode input, logic high enables the device and logic low enters low-power sleep; internal pull-down, must not be tied to DVDD."+ },+ {+ "number": "22",+ "name": "CPL",+ "type": "passive",+ "description": "Charge-pump switching node (negative side); connect a 0.022 µF X7R ceramic capacitor rated VM between CPH and CPL."+ },+ {+ "number": "23",+ "name": "CPH",+ "type": "passive",+ "description": "Charge-pump switching node; connect a 0.022 µF X7R ceramic capacitor rated VM between CPH and CPL."+ },+ {+ "number": "24",+ "name": "VCP",+ "type": "power_out",+ "description": "Charge-pump output, operates at VM + 5 V; connect a 0.22 µF 16 V X7R ceramic capacitor to VM."+ },+ {+ "number": "25",+ "name": "Thermal pad (EP)",+ "type": "power_in",+ "description": "Exposed thermal pad, must be soldered to the PCB and connected to the system ground for thermal and electrical performance."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The exposed thermal pad (pin 25) is not listed in the Table 5-1 pin table; it is taken from the RGE0; Pin numbers are the RGE (VQFN) column for the DRV8436E variant from Table 5-1 (pages 5-6), which mat; Table 5-1 classifies CPH and CPL as PWR; they are mapped to KiCad passive because they are charge-pu"+ ],+ "pages_sent": 46,+ "cost_usd": 0.1563,+ "at": "2026-10-08T20:04:44"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/drv8436e",+ "pages": 46,+ "sha256": "32cfac267bdda8d5",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 25,+ "described": 25,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "drv8436erger.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 4,+ 4,+ 0.77+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "f7d256794c4147daf24dcae0554fae18510315e565ad1e239b475be7fef80d8b",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "drv8436erger-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 4,+ 4,+ 0.77+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "fe035b936e1052f9fb4f544d644c83f34a95bdfa088f3972041e96523099ad20",+ "checked": "2026-10-08",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}