Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DRV8428PWPR

Texas Instruments · Stepper Motor Driver · HTSSOP-16

DRV8428PWPR from Texas Instruments, in a HTSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VM power_in Power supply connected to the motor supply voltage; bypass to PGND with a 0.01-µF ceramic capacitor plus a bulk capacitor rated for VM.
2 PGND power_in Power ground; connect to system ground.
3 AOUT1 output Output winding A output; connect to stepper motor winding.
4 AOUT2 output Output winding A output; connect to stepper motor winding.
5 BOUT2 output Output winding B output; connect to stepper motor winding.
6 BOUT1 output Output winding B output; connect to stepper motor winding.
7 GND power_in Device ground; connect to system ground.
8 DVDD power_in Logic supply voltage; connect a X7R, 0.47-µF to 1-µF, 6.3-V or 10-V rated ceramic capacitor to GND.
9 VREF power_in Current set reference input; maximum value 3 V, and DVDD can be used to provide VREF through a resistor divider.
10 M0 input Microstepping mode-setting pin that sets the step mode; internal pulldown resistor.
11 DECAY/TOFF input Decay-mode and off-time setting pin; see Section 7.3.5 of the datasheet for details.
12 M1 input Microstepping mode-setting pin that sets the step mode; internal pulldown resistor.
13 STEP input Step input; a rising edge causes the indexer to advance one step; internal pulldown resistor.
14 DIR input Direction input; the logic level sets the direction of stepping; internal pulldown resistor.
15 EN/nFAULT bidirectional Logic low disables device outputs and logic high enables them; also used as fault indication, pulled logic low in a fault condition.
16 nSLEEP input Sleep mode input; logic high enables the device and logic low enters low-power sleep mode; internal pulldown resistor; an nSLEEP low pulse clears faults.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16
Category Motor Driver ICs
Pins 17

CAD (KiCad official)

  • Symbol: DRV8428PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: drv8428pwpr-etched.step / drv8428pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); drv8428pwpr.step / drv8428pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 e7adba1f405903be, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF