component
DRV8300NIPWR
Public Made by Adomby adom
Texas Instruments Brushless DC (BLDC) Motor Driver, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDRV8300NIPWR
Texas Instruments · Brushless DC (BLDC) Motor Driver · TSSOP-20
DRV8300NIPWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | INHA | input | High-side gate driver control input that controls the GHA output; logic input range is 0 V to GVDD (absolute maximum VGVDD + 0.3 V). |
| 2 | INHB | input | High-side gate driver control input that controls the GHB output; logic input range is 0 V to GVDD (absolute maximum VGVDD + 0.3 V). |
| 3 | INHC | input | High-side gate driver control input that controls the GHC output; logic input range is 0 V to GVDD (absolute maximum VGVDD + 0.3 V). |
| 4 | INLA | input | Low-side gate driver control input that controls the GLA output; logic input range is 0 V to GVDD (absolute maximum VGVDD + 0.3 V). |
| 5 | INLB | input | Low-side gate driver control input that controls the GLB output; logic input range is 0 V to GVDD (absolute maximum VGVDD + 0.3 V). |
| 6 | INLC | input | Low-side gate driver control input that controls the GLC output; logic input range is 0 V to GVDD (absolute maximum VGVDD + 0.3 V). |
| 7 | GVDD | power_in | Gate driver power supply input with recommended supply of 5 V to 20 V (absolute maximum 21.5 V); connect a X5R or X7R GVDD-rated ceramic of at least 10 µF between GVDD and GND. |
| 8 | GND | power_in | Device ground. |
| 9 | GLC | output | Low-side gate driver output that connects to the gate of the low-side power MOSFET; absolute maximum voltage is VGVDD + 0.3 V. |
| 10 | GLB | output | Low-side gate driver output that connects to the gate of the low-side power MOSFET; absolute maximum voltage is VGVDD + 0.3 V. |
| 11 | GLA | output | Low-side gate driver output that connects to the gate of the low-side power MOSFET; absolute maximum voltage is VGVDD + 0.3 V. |
| 12 | SHC | input | High-side source sense input that connects to the phase C high-side power MOSFET source; recommended SHx voltage is -2 V to 85 V, with transients to -22 V for up to 2 µs, and absolute maximum -22 V to 110 V. |
| 13 | GHC | output | High-side gate driver output that connects to the gate of the high-side power MOSFET; absolute maximum is -22 V to 125 V, and 22 V with respect to SHx. |
| 14 | BSTC | output | Bootstrap pin for phase C; connect a capacitor between BSTC and SHC; recommended BSTx voltage is 5 V to 105 V (5 V to 20 V with respect to SHx), with absolute maximum 125 V. |
| 15 | SHB | input | High-side source sense input that connects to the phase B high-side power MOSFET source; recommended SHx voltage is -2 V to 85 V, with transients to -22 V for up to 2 µs, and absolute maximum -22 V to 110 V. |
| 16 | GHB | output | High-side gate driver output that connects to the gate of the high-side power MOSFET; absolute maximum is -22 V to 125 V, and 22 V with respect to SHx. |
| 17 | BSTB | output | Bootstrap pin for phase B; connect a capacitor between BSTB and SHB; recommended BSTx voltage is 5 V to 105 V (5 V to 20 V with respect to SHx), with absolute maximum 125 V. |
| 18 | SHA | input | High-side source sense input that connects to the phase A high-side power MOSFET source; recommended SHx voltage is -2 V to 85 V, with transients to -22 V for up to 2 µs, and absolute maximum -22 V to 110 V. |
| 19 | GHA | output | High-side gate driver output that connects to the gate of the high-side power MOSFET; absolute maximum is -22 V to 125 V, and 22 V with respect to SHx. |
| 20 | BSTA | output | Bootstrap pin for phase A; connect a capacitor between BSTA and SHA; recommended BSTx voltage is 5 V to 105 V (5 V to 20 V with respect to SHx), with absolute maximum 125 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-20 |
| Category | Motor Driver ICs |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
DRV8300NIPWR - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
drv8300nipwr-etched.step/drv8300nipwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);drv8300nipwr.step/drv8300nipwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (35 pp, sha256
ce0cba4354bb3566, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).