Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DRV10974PWPR

Texas Instruments · Motor Driver ICs · HTSSOP-16-EP

DRV10974PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ADV input Selects the applied lead angle through a 1/8-W resistor, and leaving the pin open gives the longest lead angle; the setting is read at power up.
2 FR input Direction control where FR = 0 gives U→V→W and FR = 1 gives U→W→V, with the value latched on exit of low-power mode and an internal pulldown.
3 FG output Open-drain motor speed-feedback output with internal pullup to V3P3, and a pullup resistor is needed to limit current if the pullup voltage is higher than V3P3.
4 PWM input Motor speed-control input with auto detection of analog or digital mode and an internal pullup to 2.2 V.
5 V1P8 power_out LDO regulator output for internal operation that requires a 1-µF, 6.3-V ceramic capacitor tied to GND and can supply a maximum of 3 mA to an external load.
6 RMP input Acceleration ramp-rate control set by a 1/8-W resistor to GND, and leaving the pin open gives the slowest acceleration rate.
7 GND power_in Digital and analog ground.
8 CS input Selects the current limit through a 1/8-W resistor, and leaving the pin open gives the highest current limit.
9 NC unconnected No internal connection.
10 PGND power_in Power ground connection for motor power.
11 U bidirectional Motor phase U connection.
12 V power_in Motor phase V connection.
13 W bidirectional Motor phase W connection.
14 VCC power_in Power-supply connection that requires a 10-µF, 25-V ceramic capacitor tied to GND.
15 VCP output Charge-pump output that requires a 100-nF, 10-V ceramic capacitor tied to VCC.
16 GND power_in Digital and analog ground.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category Power Supply Chip
Pins 17

CAD (KiCad official)

  • Symbol: DRV10974PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: drv10974pwpr-etched.step / drv10974pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); drv10974pwpr.step / drv10974pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (39 pp, sha256 1c27c5c58517c981, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF