Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DRV103H

Texas Instruments · Brushed DC Motor Drivers · SOIC-8-EP

DRV103H from Texas Instruments, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DUTY CYCLE ADJUST input Sets PWM duty cycle via a resistor, analog voltage, or D/A converter output over an active range of 1.3V to 3.9V, connecting internally to a comparator input and a 2.75×IREF current source from VS.
2 DELAY ADJUST input Sets the duration of the initial 100% duty-cycle (DC) output before switching to PWM mode via an external capacitor to ground, with the pin left floating giving ~18µs delay or tied to 5V giving <1µs delay, and is compared internally to a 2.6V threshold.
3 OSC FREQ ADJUST input A resistor from this pin to ground sets the internal PWM oscillator frequency, adjustable from 500Hz to 100kHz with practical resistor values.
4 GND power_in System ground return pin that must be connected for the device to function; carries the 0.4mA quiescent current plus the full load current when the output DMOS is on, and is also internally tied to the PowerPAD exposed metal tab (which must not be used as a current-carrying ground).
5 OUT output Drain of the low-side power DMOS output transistor (source grounded) with 0.5Ω typical on-resistance, slew-rate-limited rise/fall times, and rated up to 3A for the PowerPAD SO-8 (H) package; requires an external flyback diode for inductive loads.
6 +VS power_in Power supply input pin with an operating range of +8V to +32V (absolute maximum +40V), which must be greater than or equal to the load supply voltage.
7 STATUS OK FLAG output Active-LOW open-drain fault flag (normally HIGH with external pull-up) that goes LOW (~0.3V) during an over-current or thermal-shutdown fault, capable of sinking up to 10mA typical.
8 INPUT input TTL-compatible digital control input that enables the output when driven above ~1.7V (2.2V to 5.5V = ON) and disables it when below ~1.2V (0V to 1.2V = OFF); must not be tied directly to VS.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8-EP
Category Motor Driver ICs
Pins 9

CAD (KiCad official)

  • Symbol: DRV103H
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOIC-8-EP (KiCad packages3D, STEP)
  • 3D model files: drv103h-etched.step / drv103h-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); drv103h.step / drv103h.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 6449d7cec62e2573, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF