DP83867IRRGZT

{
  "slug": "dp83867irrgzt",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Ethernet Transceivers, VQFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "interface",
    "dp83867irrgzt",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "dp83867irrgzt.kicad_sym",
    "dp83867irrgzt.kicad_mod",
    "dp83867irrgzt.glb",
    "dp83867irrgzt.step",
    "dp83867irrgzt.lbr",
    "docs/hero.png",
    "docs/dp83867irrgzt-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "dp83867irrgzt-hero.glb",
    "dp83867irrgzt-hero.overlay.json"
  ],
  "component": {
    "mpn": "DP83867IRRGZT",
    "manufacturer": "Texas Instruments",
    "package": "VQFN-48-EP(7x7)",
    "pin_count": 49,
    "category": "Interface",
    "subcategory": "Ethernet Transceivers",
    "datasheet": "https://www.ti.com/cn/lit/gpn/dp83867ir",
    "parts": {
      "symbol": "dp83867irrgzt.kicad_sym",
      "footprint": "dp83867irrgzt.kicad_mod",
      "model_3d": "dp83867irrgzt-hero.glb",
      "model_3d_plain": "dp83867irrgzt.glb",
      "model_3d_step": "dp83867irrgzt-etched.step",
      "model_3d_step_plain": "dp83867irrgzt.step",
      "lbr": "dp83867irrgzt.lbr"
    },
    "distributor_links": {
      "lcsc": "C2862076",
      "digikey": "296-47204-2-ND",
      "mouser": "595-DP83867IRRGZT"
    },
    "distributor_check": {
      "checked_at": "2026-10-08T00:00:33Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-47204-2-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "595-DP83867IRRGZT",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "TD_P_A",
        "type": "passive",
        "description": "Media-dependent interface channel A, positive differential line, connected through the external magnetics to the RJ-45; channels A and B are sufficient for 10/100 operation."
      },
      {
        "number": "2",
        "name": "TD_M_A",
        "type": "passive",
        "description": "Media-dependent interface channel A, negative differential line, connected through the external magnetics to the RJ-45; channels A and B are sufficient for 10/100 operation."
      },
      {
        "number": "3",
        "name": "VDDA2P5",
        "type": "power_in",
        "description": "2.5 V analog supply, recommended 2.375 V to 2.625 V; decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "4",
        "name": "TD_P_B",
        "type": "passive",
        "description": "Media-dependent interface channel B, positive differential line, connected through the external magnetics to the RJ-45."
      },
      {
        "number": "5",
        "name": "TD_M_B",
        "type": "passive",
        "description": "Media-dependent interface channel B, negative differential line, connected through the external magnetics to the RJ-45."
      },
      {
        "number": "6",
        "name": "VDD1P0",
        "type": "power_in",
        "description": "1.0 V analog core supply on the RGZ package, recommended 0.95 V to 1.155 V; decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "7",
        "name": "TD_P_C",
        "type": "passive",
        "description": "Media-dependent interface channel C, positive differential line, used only in 1000BASE-T mode."
      },
      {
        "number": "8",
        "name": "TD_M_C",
        "type": "passive",
        "description": "Media-dependent interface channel C, negative differential line, used only in 1000BASE-T mode."
      },
      {
        "number": "9",
        "name": "VDDA2P5",
        "type": "power_in",
        "description": "2.5 V analog supply, recommended 2.375 V to 2.625 V; decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "10",
        "name": "TD_P_D",
        "type": "passive",
        "description": "Media-dependent interface channel D, positive differential line, used only in 1000BASE-T mode."
      },
      {
        "number": "11",
        "name": "TD_M_D",
        "type": "passive",
        "description": "Media-dependent interface channel D, negative differential line, used only in 1000BASE-T mode."
      },
      {
        "number": "12",
        "name": "RBIAS",
        "type": "passive",
        "description": "Bias resistor connection; an 11 kΩ ±1% resistor must be connected from this pin to GND."
      },
      {
        "number": "13",
        "name": "VDDA1P8",
        "type": "power_in",
        "description": "1.8 V analog supply (±5%, 1.71 V to 1.89 V); no external supply is required, and the pin must not be connected to any circuit when unused in the dual-supply configuration."
      },
      {
        "number": "14",
        "name": "XO",
        "type": "output",
        "description": "25 MHz crystal second terminal; leave unconnected when a clock oscillator drives XI."
      },
      {
        "number": "15",
        "name": "XI",
        "type": "input",
        "description": "25 MHz oscillator or crystal input, ±50 ppm; for 3.3 V or 2.5 V clock sources a capacitive divider is recommended."
      },
      {
        "number": "16",
        "name": "MDC",
        "type": "input",
        "description": "Management data clock for MDIO serial management, maximum 25 MHz with no minimum; may be asynchronous to the MAC clocks."
      },
      {
        "number": "17",
        "name": "MDIO",
        "type": "bidirectional",
        "description": "Management data input/output; requires an external pull-up of 1.5 kΩ per IEEE, with 2.2 kΩ acceptable."
      },
      {
        "number": "18",
        "name": "CLK_OUT",
        "type": "output",
        "description": "Clock output, synchronous to XI by default and configurable through IO_MUX_CFG to recovered or transmit clocks."
      },
      {
        "number": "19",
        "name": "VDDIO",
        "type": "power_in",
        "description": "I/O supply of 1.8 V, 2.5 V or 3.3 V (±5%); decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "20",
        "name": "JTAG_CLK",
        "type": "input",
        "description": "IEEE 1149.1 JTAG test clock input with internal pull-up, supporting a maximum clock frequency of 2.5 MHz."
      },
      {
        "number": "21",
        "name": "JTAG_TDO",
        "type": "output",
        "description": "IEEE 1149.1 JTAG test data output through which the latest test results are scanned out."
      },
      {
        "number": "22",
        "name": "JTAG_TMS",
        "type": "input",
        "description": "IEEE 1149.1 JTAG test mode select with internal pull-up, providing sequencing for the 16-state TAP controller."
      },
      {
        "number": "23",
        "name": "JTAG_TDI",
        "type": "input",
        "description": "IEEE 1149.1 JTAG test data input with internal pull-up, through which test data is scanned into the device."
      },
      {
        "number": "24",
        "name": "VDD1P0",
        "type": "power_in",
        "description": "1.0 V analog core supply on the RGZ package, recommended 0.95 V to 1.155 V; decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "25",
        "name": "TX_D3",
        "type": "input",
        "description": "MAC transmit data bit 3, synchronous to GTX_CLK in GMII/RGMII mode or TX_CLK in MII mode; internal pull-down."
      },
      {
        "number": "26",
        "name": "TX_D2",
        "type": "input",
        "description": "MAC transmit data bit 2, synchronous to GTX_CLK in GMII/RGMII mode or TX_CLK in MII mode; internal pull-down."
      },
      {
        "number": "27",
        "name": "TX_D1",
        "type": "input",
        "description": "MAC transmit data bit 1, synchronous to GTX_CLK in GMII/RGMII mode or TX_CLK in MII mode; internal pull-down."
      },
      {
        "number": "28",
        "name": "TX_D0",
        "type": "input",
        "description": "MAC transmit data bit 0, synchronous to GTX_CLK in GMII/RGMII mode or TX_CLK in MII mode; internal pull-down."
      },
      {
        "number": "29",
        "name": "GTX_CLK",
        "type": "input",
        "description": "Continuous transmit clock supplied by the MAC for GMII and RGMII, nominally 125 MHz."
      },
      {
        "number": "30",
        "name": "VDDIO",
        "type": "power_in",
        "description": "I/O supply of 1.8 V, 2.5 V or 3.3 V (±5%); decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "31",
        "name": "VDD1P0",
        "type": "power_in",
        "description": "1.0 V analog core supply on the RGZ package, recommended 0.95 V to 1.155 V; decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "32",
        "name": "RX_CLK",
        "type": "output",
        "description": "Recovered receive clock: 2.5 MHz at 10 Mbps, 25 MHz at 100 Mbps, and 125 MHz in 1000 Mbps GMII/RGMII mode."
      },
      {
        "number": "33",
        "name": "RX_D0",
        "type": "bidirectional",
        "description": "Receive data bit 0 from PHY to MAC, synchronous to RX_CLK; this pin is also a 4-level strap input (PHY_ADD1/PHY_ADD0) sampled at power-up or reset."
      },
      {
        "number": "34",
        "name": "RX_D1",
        "type": "output",
        "description": "Receive data bit 1 from PHY to MAC, synchronous to RX_CLK; internal pull-down."
      },
      {
        "number": "35",
        "name": "RX_D2",
        "type": "bidirectional",
        "description": "Receive data bit 2 from PHY to MAC, synchronous to RX_CLK; this pin is also a 4-level strap input (PHY_ADD3/PHY_ADD2) sampled at power-up or reset."
      },
      {
        "number": "36",
        "name": "RX_D3",
        "type": "output",
        "description": "Receive data bit 3 from PHY to MAC, synchronous to RX_CLK; internal pull-down."
      },
      {
        "number": "37",
        "name": "TX_EN/TX_CTRL",
        "type": "input",
        "description": "In MII/GMII mode this is the active-high transmit enable from the MAC; in RGMII mode it carries TX_CTRL, combining TX_EN and TX_ER on both clock edges; internal pull-down."
      },
      {
        "number": "38",
        "name": "RX_DV/RX_CTRL",
        "type": "bidirectional",
        "description": "In MII/GMII mode this is the active-high receive data valid; in RGMII mode it carries RXDV_ER, combining RX_DV and RX_ER on both RX_CLK edges; this pin must be strapped to mode 3 or 4."
      },
      {
        "number": "39",
        "name": "GPIO_0",
        "type": "bidirectional",
        "description": "General-purpose multifunction configurable I/O set through GPIO_MUX_CTRL; also a 4-level strap input (RGMII clock skew RX[0])."
      },
      {
        "number": "40",
        "name": "GPIO_1",
        "type": "bidirectional",
        "description": "General-purpose multifunction configurable I/O set through GPIO_MUX_CTRL; also a 4-level strap input (RGMII clock skew RX[2]/RX[1])."
      },
      {
        "number": "41",
        "name": "VDDIO",
        "type": "power_in",
        "description": "I/O supply of 1.8 V, 2.5 V or 3.3 V (±5%); decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "42",
        "name": "VDD1P0",
        "type": "power_in",
        "description": "1.0 V analog core supply on the RGZ package, recommended 0.95 V to 1.155 V; decouple each pin to GND with 1 µF and 0.1 µF capacitors."
      },
      {
        "number": "43",
        "name": "RESET_N",
        "type": "input",
        "description": "Active-low reset with internal pull-up that reinitializes all registers to default; the input must be held low for at least 1 µs."
      },
      {
        "number": "44",
        "name": "INT/PWDN",
        "type": "bidirectional",
        "description": "Default active-low power-down input with internal pull-up; when programmed as interrupt output it is open-drain and a 2.2 kΩ pull-up to VDDIO is recommended."
      },
      {
        "number": "45",
        "name": "LED_2",
        "type": "bidirectional",
        "description": "LED output, default receive/transmit activity, configurable through LEDCR1; also a 4-level strap pin on the RGZ package."
      },
      {
        "number": "46",
        "name": "LED_1",
        "type": "bidirectional",
        "description": "LED output, default 1000BASE-T link established, configurable through LEDCR1; also a 4-level strap pin."
      },
      {
        "number": "47",
        "name": "LED_0",
        "type": "bidirectional",
        "description": "LED output, default link established, configurable through LEDCR1; also a 4-level strap pin."
      },
      {
        "number": "48",
        "name": "VDDA1P8",
        "type": "power_in",
        "description": "1.8 V analog supply (±5%, 1.71 V to 1.89 V); no external supply is required, and the pin must not be connected to any circuit when unused in the dual-supply configuration."
      },
      {
        "number": "49",
        "name": "EP",
        "type": "passive",
        "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The exposed die-attach pad (DAP, internally GND) has no printed pin number on the RGZ package, so it; Table 5-1 lists GPIO_0 and GPIO_1 with a single pin number (39 and 40), which is ambiguous about pac; Several signals appear in the datasheet pinout only for the HTQFP-64 (PAP) package and have no VQFN-",
          "exposed pad 49 added from the footprint"
        ],
        "pages_sent": 67,
        "cost_usd": 0.3774,
        "at": "2026-10-08T00:00:13"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/dp83867ir",
        "pages": 136,
        "sha256": "86c425421d9ee17a",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 49,
        "described": 49,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "dp83867irrgzt.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          7.0,
          7.0,
          0.77
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "f2b38b0b4bf967c77e683e8d4599608b9f0503055ec535b93c4ebb5d0163e916",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "dp83867irrgzt-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          7.0,
          7.0,
          0.77
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "5cf1e04a2e3de5392465f90ecea6bb551bbec4a8fd1feaba56c81c56cea73f0d",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}