component
DP83826ERHBR
Public Made by Adomby adom
Texas Instruments Global Sourcing Parts, VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+70@@ -0,0 +1,70 @@+# DP83826ERHBR++**Texas Instruments** · Global Sourcing Parts · VQFN-32-EP(5x5)++DP83826ERHBR from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | ModeSelect | input | Mode selection pin for enhanced mode (NC or pull high to VDDIO) or basic mode (connect to GND); internal pull-up. |+| 2 | CEXT | passive | External capacitor connection pin; connect 2nF capacitor to GND for PLL stabilization. |+| 3 | VDDA3V3 | power_in | Analog power supply input voltage 3.3V with recommended decoupling capacitors. |+| 4 | RD_M | input | Differential receive input (minus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode. |+| 5 | RD_P | input | Differential receive input (plus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode. |+| 6 | TD_M | output | Differential transmit output (minus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode. |+| 7 | TD_P | output | Differential transmit output (plus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode. |+| 8 | XO | output | Crystal oscillator output for reference clock; leave floating when CMOS oscillator connected to XI. |+| 9 | XI/50MHzIn | input | Crystal oscillator input; requires 25MHz ±50ppm crystal/oscillator in MII or RMII leader mode, or 50MHz ±50ppm CMOS oscillator in RMII follower mode. |+| 10 | RBIAS | passive | Bias resistor connection to GND with 6.49kΩ ±1% precision value for internal reference. |+| 11 | MDIO | bidirectional | Bidirectional serial management data I/O with 10kΩ internal pull-up; capable of open-drain output for management access. |+| 12 | MDC | input | Management data clock input synchronizing MDIO serial interface; maximum clock rate 25MHz with no minimum rate. |+| 13 | RX_D3 | output | Receive data bit 3 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode. |+| 14 | RX_D2 | output | Receive data bit 2 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode. |+| 15 | RX_D1 | output | Receive data bit 1 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode. |+| 16 | RX_D0 | output | Receive data bit 0 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode. |+| 17 | VDDIO | power_in | I/O power supply input voltage 3.3V or 1.8V with recommended decoupling capacitors. |+| 18 | RX_DV/CRS_DV | output | Receive data valid output in MII mode or combined carrier sense and RX valid (CRS_DV) in RMII mode; indicates valid data on RX_D[3:0] in MII or RX_D[1:0] in RMII. |+| 19 | RX_CLK/50MHz_RMII | output | MII receive clock output at 25MHz for 100Mbps or 2.5MHz for 10Mbps derived from receive data; or 50MHz in RMII leader mode (unused input in RMII follower mode). |+| 20 | RX_ER | output | Receive error output synchronized to RX_CLK in MII mode or reference clock in RMII mode indicating error symbols detected in received packets. |+| 21 | PWRDN/INT | bidirectional | Power down input (default) or interrupt output when configured via register; active-low open-drain output with 9.5kΩ internal pull-up. |+| 22 | TX_CLK | output | MII transmit clock output at 25MHz for 100Mbps or 2.5MHz for 10Mbps with fixed phase to input clock; unused in RMII mode. |+| 23 | TX_EN | input | Transmit enable input appearing on TX_CLK rising edge indicating valid transmit data on TX_D[3:0] in MII or TX_D[1:0] in RMII mode; active-high signal. |+| 24 | TX_D0 | input | Transmit data bit 0 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode. |+| 25 | TX_D1 | input | Transmit data bit 1 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode. |+| 26 | TX_D2 | input | Transmit data bit 2 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode. |+| 27 | TX_D3 | input | Transmit data bit 3 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode. |+| 28 | COL/LED2/TX_ER/GPIO | output | Collision detection output (default) asserted in half-duplex when both transmit and receive active, configurable as LED2, MII TX_ER, or GPIO via register. |+| 29 | CRS/LED3 | output | Carrier sense output asserted when transmit or receive medium active in MII mode, configurable as LED3 status output; unused in RMII mode. |+| 30 | LED0 | output | Link status LED output indicating link state with activity blinking when transmitter or receiver active; polarity auto-detected from external pull configuration. |+| 31 | CLKOUT/LED1 | output | 25MHz reference clock output from XI (default after power-on reset) or LED1 output for 100Mbps link indication; clock unaffected by reset, configurable via strap or register. |+| 32 | RST_N | input | Active-low reset input requiring minimum 25µs pulse to force device reset; triggers strap resampling and resets all internal registers to default; internal pull-up. |+| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | VQFN-32-EP(5x5) |+| Category | Global Sourcing Parts |+| Pins | 33 |++## CAD (KiCad official)++- Symbol: `DP83826ERHBR`+- Footprint: `Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm`+- 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)+- 3D model files: `dp83826erhbr-etched.step` / `dp83826erhbr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `dp83826erhbr.step` / `dp83826erhbr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/dp83826e) (115 pp, sha256 `0ddec6391c36bec1`, retrieved 2026-10-01, tier: lcsc)+- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-4-5-20251001` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/dp83826erhbr-datasheet.pdf)
page.jsonadded+310@@ -0,0 +1,310 @@+{+ "slug": "dp83826erhbr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Global Sourcing Parts, VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "global sourcing parts",+ "dp83826erhbr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "dp83826erhbr.kicad_sym",+ "dp83826erhbr.kicad_mod",+ "dp83826erhbr.glb",+ "dp83826erhbr.step",+ "dp83826erhbr.lbr",+ "docs/hero.png",+ "docs/dp83826erhbr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html"+ ],+ "component": {+ "mpn": "DP83826ERHBR",+ "manufacturer": "Texas Instruments",+ "package": "VQFN-32-EP(5x5)",+ "pin_count": 33,+ "category": "Global Sourcing Parts",+ "subcategory": "Global Sourcing Parts",+ "datasheet": "https://www.ti.com/cn/lit/gpn/dp83826e",+ "parts": {+ "symbol": "dp83826erhbr.kicad_sym",+ "footprint": "dp83826erhbr.kicad_mod",+ "model_3d": "dp83826erhbr-etched.glb",+ "model_3d_plain": "dp83826erhbr.glb",+ "model_3d_step": "dp83826erhbr-etched.step",+ "model_3d_step_plain": "dp83826erhbr.step",+ "lbr": "dp83826erhbr.lbr"+ },+ "distributor_links": {+ "lcsc": "C1855770",+ "digikey": "296-DP83826ERHBRTR-ND",+ "mouser": "595-DP83826ERHBR"+ },+ "distributor_check": {+ "checked_at": "2026-10-01T16:03:19Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "296-DP83826ERHBRTR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-DP83826ERHBR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "ModeSelect",+ "type": "input",+ "description": "Mode selection pin for enhanced mode (NC or pull high to VDDIO) or basic mode (connect to GND); internal pull-up."+ },+ {+ "number": "2",+ "name": "CEXT",+ "type": "passive",+ "description": "External capacitor connection pin; connect 2nF capacitor to GND for PLL stabilization."+ },+ {+ "number": "3",+ "name": "VDDA3V3",+ "type": "power_in",+ "description": "Analog power supply input voltage 3.3V with recommended decoupling capacitors."+ },+ {+ "number": "4",+ "name": "RD_M",+ "type": "input",+ "description": "Differential receive input (minus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode."+ },+ {+ "number": "5",+ "name": "RD_P",+ "type": "input",+ "description": "Differential receive input (plus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode."+ },+ {+ "number": "6",+ "name": "TD_M",+ "type": "output",+ "description": "Differential transmit output (minus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode."+ },+ {+ "number": "7",+ "name": "TD_P",+ "type": "output",+ "description": "Differential transmit output (plus) for 10BASE-Te and 100BASE-TX PMD interface, auto-configurable per selected mode."+ },+ {+ "number": "8",+ "name": "XO",+ "type": "output",+ "description": "Crystal oscillator output for reference clock; leave floating when CMOS oscillator connected to XI."+ },+ {+ "number": "9",+ "name": "XI/50MHzIn",+ "type": "input",+ "description": "Crystal oscillator input; requires 25MHz ±50ppm crystal/oscillator in MII or RMII leader mode, or 50MHz ±50ppm CMOS oscillator in RMII follower mode."+ },+ {+ "number": "10",+ "name": "RBIAS",+ "type": "passive",+ "description": "Bias resistor connection to GND with 6.49kΩ ±1% precision value for internal reference."+ },+ {+ "number": "11",+ "name": "MDIO",+ "type": "bidirectional",+ "description": "Bidirectional serial management data I/O with 10kΩ internal pull-up; capable of open-drain output for management access."+ },+ {+ "number": "12",+ "name": "MDC",+ "type": "input",+ "description": "Management data clock input synchronizing MDIO serial interface; maximum clock rate 25MHz with no minimum rate."+ },+ {+ "number": "13",+ "name": "RX_D3",+ "type": "output",+ "description": "Receive data bit 3 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode."+ },+ {+ "number": "14",+ "name": "RX_D2",+ "type": "output",+ "description": "Receive data bit 2 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode."+ },+ {+ "number": "15",+ "name": "RX_D1",+ "type": "output",+ "description": "Receive data bit 1 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode."+ },+ {+ "number": "16",+ "name": "RX_D0",+ "type": "output",+ "description": "Receive data bit 0 output synchronized to RX_CLK rising edge containing valid data when RX_DV asserted; half-nibble in MII mode or 2-bit in RMII mode."+ },+ {+ "number": "17",+ "name": "VDDIO",+ "type": "power_in",+ "description": "I/O power supply input voltage 3.3V or 1.8V with recommended decoupling capacitors."+ },+ {+ "number": "18",+ "name": "RX_DV/CRS_DV",+ "type": "output",+ "description": "Receive data valid output in MII mode or combined carrier sense and RX valid (CRS_DV) in RMII mode; indicates valid data on RX_D[3:0] in MII or RX_D[1:0] in RMII."+ },+ {+ "number": "19",+ "name": "RX_CLK/50MHz_RMII",+ "type": "output",+ "description": "MII receive clock output at 25MHz for 100Mbps or 2.5MHz for 10Mbps derived from receive data; or 50MHz in RMII leader mode (unused input in RMII follower mode)."+ },+ {+ "number": "20",+ "name": "RX_ER",+ "type": "output",+ "description": "Receive error output synchronized to RX_CLK in MII mode or reference clock in RMII mode indicating error symbols detected in received packets."+ },+ {+ "number": "21",+ "name": "PWRDN/INT",+ "type": "bidirectional",+ "description": "Power down input (default) or interrupt output when configured via register; active-low open-drain output with 9.5kΩ internal pull-up."+ },+ {+ "number": "22",+ "name": "TX_CLK",+ "type": "output",+ "description": "MII transmit clock output at 25MHz for 100Mbps or 2.5MHz for 10Mbps with fixed phase to input clock; unused in RMII mode."+ },+ {+ "number": "23",+ "name": "TX_EN",+ "type": "input",+ "description": "Transmit enable input appearing on TX_CLK rising edge indicating valid transmit data on TX_D[3:0] in MII or TX_D[1:0] in RMII mode; active-high signal."+ },+ {+ "number": "24",+ "name": "TX_D0",+ "type": "input",+ "description": "Transmit data bit 0 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode."+ },+ {+ "number": "25",+ "name": "TX_D1",+ "type": "input",+ "description": "Transmit data bit 1 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode."+ },+ {+ "number": "26",+ "name": "TX_D2",+ "type": "input",+ "description": "Transmit data bit 2 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode."+ },+ {+ "number": "27",+ "name": "TX_D3",+ "type": "input",+ "description": "Transmit data bit 3 input synchronized to TX_CLK rising edge in MII mode or reference clock edge in RMII mode."+ },+ {+ "number": "28",+ "name": "COL/LED2/TX_ER/GPIO",+ "type": "output",+ "description": "Collision detection output (default) asserted in half-duplex when both transmit and receive active, configurable as LED2, MII TX_ER, or GPIO via register."+ },+ {+ "number": "29",+ "name": "CRS/LED3",+ "type": "output",+ "description": "Carrier sense output asserted when transmit or receive medium active in MII mode, configurable as LED3 status output; unused in RMII mode."+ },+ {+ "number": "30",+ "name": "LED0",+ "type": "output",+ "description": "Link status LED output indicating link state with activity blinking when transmitter or receiver active; polarity auto-detected from external pull configuration."+ },+ {+ "number": "31",+ "name": "CLKOUT/LED1",+ "type": "output",+ "description": "25MHz reference clock output from XI (default after power-on reset) or LED1 output for 100Mbps link indication; clock unaffected by reset, configurable via strap or register."+ },+ {+ "number": "32",+ "name": "RST_N",+ "type": "input",+ "description": "Active-low reset input requiring minimum 25µs pulse to force device reset; triggers strap resampling and resets all internal registers to default; internal pull-up."+ },+ {+ "number": "33",+ "name": "EP",+ "type": "passive",+ "description": "Exposed pad (from the footprint; not named in the datasheet pin table)."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-4-5-20251001",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: Device has two configurable operational modes (Enhanced and Basic) controlled by ModeSelect pin 1 st; Multiple pins (13-16, 20, 22, 28-31) function as hardware bootstrap straps during power-on. Strap pi; I/O voltage compatibility: VDDIO can be 3.3V or 1.8V independent of VDDA3V3 (always 3.3V). Verify th",+ "exposed pad 33 added from the footprint",+ "dropped thermal pad ['EP'] absent from footprint"+ ],+ "pages_sent": 73,+ "cost_usd": 0.5152,+ "at": "2026-10-01T16:03:02"+ },+ "datasheet": {+ "url": "https://www.ti.com/cn/lit/gpn/dp83826e",+ "pages": 115,+ "sha256": "0ddec6391c36bec1",+ "source_tier": "lcsc"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 33,+ "described": 33,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ }+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}