component
DMP4050SSD-13
Public Made by Adomby adom
Diodes Incorporated MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownDMP4050SSD-13
Diodes Incorporated · MOSFETs · SO-8
DMP4050SSD-13 from Diodes Incorporated, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S1 | passive | Source of P-channel MOSFET 1. |
| 2 | G1 | input | Gate of P-channel MOSFET 1, VGS maximum ±20V (±16V for AEC-Q101), threshold -1.0V to -3.0V. |
| 3 | S2 | passive | Source of P-channel MOSFET 2. |
| 4 | G2 | input | Gate of P-channel MOSFET 2, VGS maximum ±20V (±16V for AEC-Q101), threshold -1.0V to -3.0V. |
| 5 | D2 | passive | Drain of P-channel MOSFET 2, VDSS -40V, connected internally to pin 6. |
| 6 | D2 | passive | Drain of P-channel MOSFET 2, VDSS -40V, connected internally to pin 5. |
| 7 | D1 | passive | Drain of P-channel MOSFET 1, VDSS -40V, connected internally to pin 8. |
| 8 | D1 | passive | Drain of P-channel MOSFET 1, VDSS -40V, connected internally to pin 7. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SO-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Breakdown Voltage | BVDSS | -40 | V | ID = -250µA, VGS = 0V | 4 | ||
| Zero Gate Voltage Drain Current | IDSS | -0.5 | µA | VDS = -40V, VGS = 0V | 4 | ||
| Gate-Source Leakage | IGSS | 100 | nA | VGS = 20V, VDS = 0V | 4 | ||
| Gate Threshold Voltage | VGS(th) | -1 | -3 | V | ID = -250µA, VDS = VGS | 4 | |
| Static Drain-Source On-Resistance | RDS(ON) | 0.038 | 0.05 | Ω | VGS = -10V, ID = -6A (Note 12) | 4 | |
| Static Drain-Source On-Resistance | RDS(ON) | 0.055 | 0.079 | Ω | VGS = -4.5V, ID = -5A (Note 12) | 4 | |
| Diode Forward Voltage | VSD | -0.86 | -1.2 | V | IS = -6A, VGS = 0V (Note 12) | 4 | |
| Drain-Source Voltage | VDSS | -40 | V | 2 | |||
| Gate-Source Voltage | VGS | 20 | V | (Note 5) | 2 | ||
| Continuous Drain Current | ID | -5.2 | A | VGS = 10V (Notes 9 & 11) | 2 | ||
| Continuous Drain Current | ID | -4.2 | A | TA = +70°C (Notes 7 & 9) | 2 | ||
| Continuous Drain Current | ID | -4 | A | (Notes 6 & 9) | 2 | ||
| Pulsed Drain Current | IDM | -20 | A | VGS = 10V (Notes 8 & 9) | 2 | ||
| Continuous Source Current (Body Diode) | IS | -3.2 | A | (Notes 7 & 9) | 2 | ||
| Pulsed Source Current (Body Diode) | ISM | -20 | A | (Notes 8 & 9) | 2 | ||
| Operating and storage temperature range | TJ, TSTG | -55 | 150 | °C | 2 | ||
| Power dissipation | PD | 1.25 | W | (Notes 6 & 9) | 2 | ||
| Power dissipation | PD | 1.8 | W | (Notes 6 & 10) | 2 | ||
| Power dissipation | PD | 2.14 | W | (Notes 7 & 9) | 2 | ||
| Thermal Resistance, Junction to Ambient | RθJA | 100 | °C/W | (Notes 6 & 9) | 2 | ||
| Thermal Resistance, Junction to Ambient | RθJA | 70 | °C/W | (Notes 6 & 10) | 2 | ||
| Thermal Resistance, Junction to Ambient | RθJA | 58 | °C/W | (Notes 7 & 9) | 2 | ||
| Thermal Resistance, Junction to Lead | RJL | 53 | °C/W | (Notes 9 & 11) | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | Copper | tin | Terminals Connections: See diagram below Terminals: Finish - Matte Tin annealed over Copper lead frame. | 1 |
CAD (KiCad official)
- Symbol:
DMP4050SSD-13 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
dmp4050ssd-13-etched.step/dmp4050ssd-13-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dmp4050ssd-13.step/dmp4050ssd-13.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (8 pp, sha256
ff21acf9a03d75b2, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).