Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DMP3160LQ-7

Diodes Incorporated · MOSFETs · SOT-23-3

DMP3160LQ-7 from Diodes Incorporated, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol and footprint from KiCad-official CAD; the 3D model is generated from the datasheet's package dimensions.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limit is ±20 V with a threshold of -1.3 V min to -2.1 V max at ID = -250µA.
2 S passive Source; the body diode is connected between source and drain, and continuous drain current is -2.7A at TA = +25°C.
3 D passive Drain; drain-source voltage rating is -30 V and pulsed drain current is -8 A.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-23-3
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS -30 V 2
Gate-Source Voltage VGSS -20 20 V 2
Drain Current (steady state) ID -2.7 A VGS = -10V, steady state, TA = +25°C 2
Drain Current (steady state) ID -2 A VGS = -10V, steady state, TA = +70°C 2
Pulsed Drain Current IDM -8 A Pulse width ≤10µS, Duty Cycle ≤1% (Note 6) 2
Total Power Dissipation PD 1.08 W Note 5: device mounted on FR-4 PCB, t ≤10 sec 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Thermal Resistance, Junction to Ambient RθJA 115 °C/W @TA = +25°C (Note 5) 2
Drain-Source Breakdown Voltage BVDSS -30 V VGS = 0V, ID = -250µA 2
Zero Gate Voltage Drain Current IDSS -800 nA VDS = -30V, VGS = 0V 2
Gate-Source Leakage IGSS 800 nA VGS = 15V, VDS = 0V 2
Gate Threshold Voltage VGS(TH) -1.3 -1.8 -2.1 V VDS = VGS, ID = -250µA 2
Static Drain-Source On-Resistance RDS(ON) 97 122 mΩ VGS = -10V, ID = -2.7A 2
Static Drain-Source On-Resistance RDS(ON) 165 190 mΩ VGS = -4.5V, ID = -2.0A 2
Diode Forward Voltage VSD -1.26 V VGS = 0V, IS = -2.7A 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin  Terminals: Finish  Matte Tin Annealed over Copper 1

CAD (land: KiCad; 3D: generated from the datasheet)

  • Symbol: DMP3160LQ-7
  • Footprint: Package_TO_SOT_SMD:SOT-23-3
  • 3D model: SOT-23-3, generated on the KiCad land (body 1.3 x 2.9 mm, terminals on the pads, 1.025 mm tall, datasheet A, nominal). KiCad's stock model for this land is taller than the datasheet allows, so the model is generated from the datasheet drawing; the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: dmp3160lq-7-etched.step / dmp3160lq-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp3160lq-7.step / dmp3160lq-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (6 pp, sha256 944cb136cc6fb58f, retrieved 2026-11-13, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: land: KiCad official libraries (CC-BY-SA 4.0); 3D: generated from the datasheet's package dimensions (provenance.model_3d_generated).

Datasheet PDF