component

DMP3085LSS-13

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmp3085lss-13factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers dmp3085lss-13: viewers · Ray 17d ago
dmp3085lss-13-etched.glb Publish 0.1.0 · Ray 17d ago
dmp3085lss-13-etched.step dmp3085lss-13: factory component page (tier=lcsc) · Ray 17d ago
dmp3085lss-13-hero.glb dmp3085lss-13: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
dmp3085lss-13-hero.overlay.json Publish 0.1.0 · Ray 17d ago
dmp3085lss-13.glb Publish 0.1.0 · Ray 17d ago
dmp3085lss-13.kicad_mod Publish 0.1.0 · Ray 17d ago
dmp3085lss-13.kicad_sym Publish 0.1.0 · Ray 17d ago
dmp3085lss-13.lbr Publish 0.1.0 · Ray 17d ago
dmp3085lss-13.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

DMP3085LSS-13

Diodes Incorporated · MOSFETs · SO-8

DMP3085LSS-13 from Diodes Incorporated, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, tied internally to pins 2 and 3.
2 S passive Source of the P-channel MOSFET, tied internally to pins 1 and 3.
3 S passive Source of the P-channel MOSFET, tied internally to pins 1 and 2.
4 G input Gate of the P-channel MOSFET; VGSS rating is ±20 V and threshold VGS(th) is -1 V to -3 V.
5 D passive Drain of the P-channel MOSFET, tied internally to pins 6, 7 and 8; VDSS is -30 V.
6 D passive Drain of the P-channel MOSFET, tied internally to pins 5, 7 and 8; VDSS is -30 V.
7 D passive Drain of the P-channel MOSFET, tied internally to pins 5, 6 and 8; VDSS is -30 V.
8 D passive Drain of the P-channel MOSFET, tied internally to pins 5, 6 and 7; VDSS is -30 V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SO-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS -30 V 2
Gate-Source Voltage VGSS -20 20 V 2
Continuous Drain Current, steady state, TA = +25°C ID -3.8 A VGS = -10V; steady state; TA = +25°C; Note 6 2
Continuous Drain Current, steady state, TA = +70°C ID -3 A VGS = -10V; steady state; TA = +70°C; Note 6 2
Continuous Drain Current, t<10s, TA = +25°C ID -5.3 A VGS = -10V; t<10s; TA = +25°C; Note 6 2
Continuous Drain Current, t<10s, TA = +70°C ID -4.2 A VGS = -10V; t<10s; TA = +70°C; Note 6 2
Maximum Continuous Body Diode Forward Current IS -2.5 A Note 6 2
Pulsed Drain Current IDM 20 A 10µs pulse, duty cycle = 1% 2
Total Power Dissipation, TA = +25°C PD 1.3 W Note 5 2
Total Power Dissipation, TA = +70°C PD 0.8 W Note 5 2
Total Power Dissipation, TA = +25°C PD 1.6 W Note 6 2
Total Power Dissipation, TA = +70°C PD 1 W Note 6 2
Thermal Resistance, Junction to Ambient, steady state RθJA 96 °C/W Steady state; Note 5 2
Thermal Resistance, Junction to Ambient, t<10s RθJA 48 °C/W t<10s; Note 5 2
Thermal Resistance, Junction to Ambient, steady state RθJA 78 °C/W Steady state; Note 6 2
Thermal Resistance, Junction to Ambient, t<10s RθJA 39 °C/W t<10s; Note 6 2
Thermal Resistance, Junction to Case RθJC 18 °C/W 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS -30 V VGS = 0V, ID = -250µA 2
Zero Gate Voltage Drain Current IDSS -1 µA VDS =-30V, VGS = 0V 2
Gate-Source Leakage IGSS -100 100 nA VGS = ±20V, VDS = 0V 2
Gate Threshold Voltage VGS(th) -1 -3 V VDS = VGS, ID = -250µA 2
Static Drain-Source On-Resistance RDS(ON) 50 70 mΩ VGS = -10V, ID = -5.3A 2
Static Drain-Source On-Resistance RDS(ON) 75 95 mΩ VGS = -4.5V, ID = -4.2A 2
Diode Forward Voltage VSD -0.7 -1.2 V VGS = 0V, IS = -1A 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin  Terminal Connections Indicator: See diagram  Terminals: Finish  Matte Tin annealed over Copper leadframe. 1

CAD (KiCad official)

  • Symbol: DMP3085LSS-13
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: dmp3085lss-13-etched.step / dmp3085lss-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp3085lss-13.step / dmp3085lss-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (6 pp, sha256 1a835477d134f821, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF