component

DMP3056LSD-13

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmp3056lsd-13factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers dmp3056lsd-13: viewers · Ray 14d ago
dmp3056lsd-13-etched.glb Publish 0.1.0 · Ray 14d ago
dmp3056lsd-13-etched.step dmp3056lsd-13: factory component page (tier=lcsc) · Ray 14d ago
dmp3056lsd-13-hero.glb dmp3056lsd-13: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
dmp3056lsd-13-hero.overlay.json Publish 0.1.0 · Ray 14d ago
dmp3056lsd-13.glb Publish 0.1.0 · Ray 14d ago
dmp3056lsd-13.kicad_mod Publish 0.1.0 · Ray 14d ago
dmp3056lsd-13.kicad_sym Publish 0.1.0 · Ray 14d ago
dmp3056lsd-13.lbr Publish 0.1.0 · Ray 14d ago
dmp3056lsd-13.step Publish 0.1.0 · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago

DMP3056LSD-13

Diodes Incorporated · MOSFETs · SO-8

DMP3056LSD-13 from Diodes Incorporated, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of P-channel MOSFET 1.
2 G1 input Gate of P-channel MOSFET 1, with gate-source voltage limited to ±20V and threshold of -1V to -2.1V.
3 S2 passive Source of P-channel MOSFET 2.
4 G2 input Gate of P-channel MOSFET 2, with gate-source voltage limited to ±20V and threshold of -1V to -2.1V.
5 D2 passive Drain of P-channel MOSFET 2, rated -30V drain-source and -6.9A continuous at 25°C.
6 D2 passive Drain of P-channel MOSFET 2, rated -30V drain-source and -6.9A continuous at 25°C.
7 D1 passive Drain of P-channel MOSFET 1, rated -30V drain-source and -6.9A continuous at 25°C.
8 D1 passive Drain of P-channel MOSFET 1, rated -30V drain-source and -6.9A continuous at 25°C.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SO-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Gate-Source Leakage IGSS -100 100 nA VGS = ±20V, VDS = 0V 2
Gate-Source Leakage IGSS -800 800 nA VGS = ±25V, VDS = 0V 2
Gate Threshold Voltage VGS(th) -1 -1.7 -2.1 V VDS = VGS, ID = -250μA 2
Static Drain-Source On-Resistance RDS(ON) 45 mΩ VGS = -10V, ID = -6.0A 2
Static Drain-Source On-Resistance RDS(ON) 65 mΩ VGS = -4.5V, ID = -5.0A 2
Drain-Source Breakdown Voltage BVDSS -30 V VGS = 0V, ID = -250µA 2
Zero Gate Voltage Drain Current IDSS -1 µA VDS = -30V, VGS = 0V 2
Diode Forward Voltage VSD -0.5 -1.2 V VGS = 0V, IS = -1.7A 2
Drain-Source Voltage VDSS -30 V 2
Gate-Source Voltage VGSS -20 20 V 2
Drain Current, steady state ID -6.9 A Steady state, TA = +25°C (Note 5) 2
Drain Current, steady state ID -5.8 A Steady state, TA = +70°C (Note 5) 2
Pulsed Drain Current IDM -24 A Note 6: pulse width ≤10µS, duty cycle ≤1% 2
Total Power Dissipation PD 2.5 W Note 5: device mounted on 2 oz. 1" x 1" Cu pads on 2" x 2" FR-4 PCB 2
Thermal Resistance, Junction to Ambient RθJA 50 °C/W Note 5: device mounted on 2 oz. 1" x 1" Cu pads on 2" x 2" FR-4 PCB 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin • Terminal Connections Indicator: See Diagram • Terminals: Finish - Matte Tin annealed over Copper lead 1

CAD (KiCad official)

  • Symbol: DMP3056LSD-13
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: dmp3056lsd-13-etched.step / dmp3056lsd-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp3056lsd-13.step / dmp3056lsd-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (5 pp, sha256 819eee2f89a46ae5, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF