component

DMP3015LSSQ-13

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttriode-mos tube-transistordmp3015lssq-13factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers dmp3015lssq-13: viewers · Ray 16d ago
dmp3015lssq-13-etched.glb Publish 0.1.0 · Ray 16d ago
dmp3015lssq-13-etched.step dmp3015lssq-13: factory component page (tier=mfr) · Ray 16d ago
dmp3015lssq-13-hero.glb dmp3015lssq-13: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
dmp3015lssq-13-hero.overlay.json Publish 0.1.0 · Ray 16d ago
dmp3015lssq-13.glb Publish 0.1.0 · Ray 16d ago
dmp3015lssq-13.kicad_mod Publish 0.1.0 · Ray 16d ago
dmp3015lssq-13.kicad_sym Publish 0.1.0 · Ray 16d ago
dmp3015lssq-13.lbr Publish 0.1.0 · Ray 16d ago
dmp3015lssq-13.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

DMP3015LSSQ-13

Diodes Incorporated · MOSFETs · SO-8

DMP3015LSSQ-13 from Diodes Incorporated, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the -30V P-channel MOSFET, tied internally with pins 2 and 3.
2 S passive Source terminal of the -30V P-channel MOSFET, tied internally with pins 1 and 3.
3 S passive Source terminal of the -30V P-channel MOSFET, tied internally with pins 1 and 2.
4 G input Gate terminal with a gate-source voltage rating of ±20V and a threshold of -1V to -2V.
5 D passive Drain terminal, tied internally with pins 6, 7 and 8; VDSS -30V, ID up to -13A at TA=+25°C.
6 D passive Drain terminal, tied internally with pins 5, 7 and 8; VDSS -30V, ID up to -13A at TA=+25°C.
7 D passive Drain terminal, tied internally with pins 5, 6 and 8; VDSS -30V, ID up to -13A at TA=+25°C.
8 D passive Drain terminal, tied internally with pins 5, 6 and 7; VDSS -30V, ID up to -13A at TA=+25°C.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SO-8
Category Triode/MOS Tube/Transistor
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage BVDSS -30 V VGS = 0V, ID = -250μA 2
Zero Gate Voltage Drain Current IDSS -1 µA VDS = -30V, VGS = 0V 2
Gate-Source Leakage IGSS -100 100 nA VGS = ±20V, VDS = 0V 2
Gate Threshold Voltage VGS(th) -1 -2 V VDS = VGS, ID = -250μA 2
Static Drain-Source On-Resistance RDS(ON) 9 11 mΩ VGS = -10V, ID = -13A 2
Static Drain-Source On-Resistance RDS(ON) 14 17 mΩ VGS = -4.5V, ID = -10A 2
Diode Forward Voltage VSD -0.5 -1.1 V VGS = 0V, IS = -2.1A 2
Drain-Source Voltage VDSS -30 V TA = +25°C 2
Gate-Source Voltage VGSS -20 20 V TA = +25°C 2
Drain Current, steady state ID -13 A TA = +25°C, Note 5 2
Drain Current, steady state ID -9.75 A TA = +70°C, Note 5 2
Pulsed Drain Current IDM -45 A Pulse width ≤ 10μs, duty cycle ≤ 1% 2
Total Power Dissipation PD 2.5 W Note 5 2
Thermal Resistance, Junction to Ambient RθJA 50 °C/W Device mounted on 2oz. copper pads on FR-4 PCB 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Forward Transconductance gfs 15 S VDS = -15V, ID = -8A 2
Input Capacitance Ciss 2748 pF VDS = -20V, VGS = 0V, f = 1.0MHz 2
Output Capacitance Coss 357 pF VDS = -20V, VGS = 0V, f = 1.0MHz 2
Reverse Transfer Capacitance Crss 356 pF VDS = -20V, VGS = 0V, f = 1.0MHz 2
Gate Resistance RG 2 Ω VDS = 0V, VGS = 0V, f = 1.0MHz 2
Total Gate Charge Qg 30 nC VDS = -10V, VGS = -4.5V, ID = -13A 2
Total Gate Charge Qg 60.4 nC VDS = -10V, VGS = -10V, ID = -13A 2
Gate-Source Charge Qgs 7.2 nC VDS = -10V, VGS = -10V, ID = -13A 2
Gate-Drain Charge Qgd 16.4 nC VDS = -10V, VGS = -10V, ID = -13A 2
Turn-On Delay Time tD(ON) 11.2 ns VDS = -15V, VGS = -10V, ID = -1A, RG = 6.0Ω 2
Rise Time tR 12.4 ns VDS = -15V, VGS = -10V, ID = -1A, RG = 6.0Ω 2
Turn-Off Delay Time tD(OFF) 104.9 ns VDS = -15V, VGS = -10V, ID = -1A, RG = 6.0Ω 2
Fall Time tF 61.7 ns VDS = -15V, VGS = -10V, ID = -1A, RG = 6.0Ω 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin  Terminals Connections: See Diagram  Terminals: Finish, Matte Tin Annealed over Copper Leadframe. 1

CAD (KiCad official)

  • Symbol: DMP3015LSSQ-13
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: dmp3015lssq-13-etched.step / dmp3015lssq-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp3015lssq-13.step / dmp3015lssq-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (6 pp, sha256 58eea22abb050c00, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF