Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DMP2240UW-7

Diodes Incorporated · MOSFETs · SOT-323

DMP2240UW-7 from Diodes Incorporated, in a SOT-323. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; the top view shows it at the bottom-left, and the gate-source voltage limit is ±12 V with a threshold VGS(th) of -0.45 V to -1.0 V.
2 S passive Source; the top view shows it at the bottom-right, and the drain-source voltage is rated -20 V.
3 D passive Drain; the top view shows it alone on the top side, and the continuous drain current is -1.5 A at TA = 25°C (pulsed -5 A).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-323
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS -20 V 1
Gate-Source Voltage VGSS -12 12 V 1
Drain Current ID -1.5 A TA = 25°C (Note 1) 1
Drain Current ID -1 A TA = 70°C (Note 1) 1
Pulsed Drain Current IDM -5 A 1
Total Power Dissipation PD 250 mW Note 1: device mounted on FR-4 PC board, 2oz copper, minimum recommended pad layout 1
Thermal Resistance, Junction to Ambient RθJA 500 °C/W 1
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 1
Drain-Source Breakdown Voltage BVDSS -20 V VGS = 0V, ID = -250μA 2
Zero Gate Voltage Drain Current, TJ = 25°C IDSS -1 μA VDS = -20V, VGS = 0V 2
Zero Gate Voltage Drain Current, TJ = 125°C IDSS -5 μA VDS = -20V, VGS = 0V 2
Gate-Source Leakage IGSS -100 100 nA VGS = ±12V, VDS = 0V 2
Gate Threshold Voltage VGS(th) -0.45 -1 V VDS = VGS, ID = -250μA 2
Static Drain-Source On-Resistance RDS(ON) 92 150 mΩ VGS = -4.5V, ID = -2.0A 2
Static Drain-Source On-Resistance RDS(ON) 134 200 mΩ VGS = -2.5V, ID = -1.5A 2
Static Drain-Source On-Resistance RDS(ON) 180 240 mΩ VGS = -1.8V, ID = -0.5A 2
Diode Forward Voltage VSD -0.9 V VGS = 0V, IS = -0.5A 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin • Terminals Connections: See Diagram Below • Terminals: Finish ⎯ Matte Tin annealed over Alloy 42 1

CAD (KiCad official)

  • Symbol: DMP2240UW-7
  • Footprint: Package_TO_SOT_SMD:SOT-323_SC-70
  • 3D model: SOT-323 (KiCad packages3D, STEP)
  • 3D model files: dmp2240uw-7-etched.step / dmp2240uw-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp2240uw-7.step / dmp2240uw-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (5 pp, sha256 ab35c53dbaaf6253, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF