component

DMP2067LVT-7

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, TSOT-26. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttriode-mos tube-transistordmp2067lvt-7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers dmp2067lvt-7: viewers · Ray 9d ago
dmp2067lvt-7-etched.glb Publish 0.1.0 · Ray 9d ago
dmp2067lvt-7-etched.step dmp2067lvt-7: factory component page (tier=mfr) · Ray 9d ago
dmp2067lvt-7-hero.glb dmp2067lvt-7: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
dmp2067lvt-7-hero.overlay.json Publish 0.1.0 · Ray 9d ago
dmp2067lvt-7.glb Publish 0.1.0 · Ray 9d ago
dmp2067lvt-7.kicad_mod Publish 0.1.0 · Ray 9d ago
dmp2067lvt-7.kicad_sym Publish 0.1.0 · Ray 9d ago
dmp2067lvt-7.lbr Publish 0.1.0 · Ray 9d ago
dmp2067lvt-7.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

DMP2067LVT-7

Diodes Incorporated · MOSFETs · TSOT-26

DMP2067LVT-7 from Diodes Incorporated, in a TSOT-26. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D passive Drain terminal of the P-channel MOSFET; the datasheet rates the device at BVDSS -20 V and continuous ID -4.2 A at TA = +25°C.
2 D passive Drain terminal of the P-channel MOSFET; the datasheet rates the device at BVDSS -20 V and continuous ID -4.2 A at TA = +25°C.
3 G input Gate terminal; the datasheet lists gate-source voltage VGSS of 8 V and gate threshold VGS(TH) of -0.4 V (min) to -1.5 V (max) at VDS = VGS, ID = -250 µA.
4 S passive Source terminal of the P-channel MOSFET; the datasheet gives body-diode continuous current IS of -1.4 A.
5 D passive Drain terminal of the P-channel MOSFET; the datasheet rates the device at BVDSS -20 V and continuous ID -4.2 A at TA = +25°C.
6 D passive Drain terminal of the P-channel MOSFET; the datasheet rates the device at BVDSS -20 V and continuous ID -4.2 A at TA = +25°C.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package TSOT-26
Category Triode/MOS Tube/Transistor
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS -20 V 2
Gate-Source Voltage VGSS 8 V 2
Drain Current, continuous ID -4.2 A TA = +25°C (Note 5) 2
Drain Current, continuous ID -3.4 A TA = +70°C (Note 5) 2
Pulsed Drain Current IDM -30 A 10µs pulse, duty cycle 1% 2
Body-Diode Continuous Current IS -1.4 A Note 5 2
Total Power Dissipation PD 1.2 W Note 5: FR-4, 2oz copper, minimum recommended pad layout 2
Total Power Dissipation PD 1.6 W Note 6: FR-4, 2oz copper, 1 inch square copper plate 2
Thermal Resistance, Junction to Ambient, steady state RθJA 105 °C/W Note 5, steady state 2
Thermal Resistance, Junction to Ambient, steady state RθJA 78 °C/W Note 6, steady state 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS -20 V ID = -250µA, VGS = 0V 2
Zero Gate Voltage Drain Current IDSS -1 μA TJ = +25°C, VDS = -16V, VGS = 0V 2
Gate-Body Leakage Current IGSS 100 nA VDS = 0V, VGS = 8V 2
Gate Threshold Voltage VGS(TH) -0.4 -1.5 V VDS = VGS, ID = -250µA 2
Static Drain-Source On-Resistance RDS(ON) 22 45 mΩ VGS = -4.5V, ID = -4.5A 2
Static Drain-Source On-Resistance RDS(ON) 27 65 mΩ VGS = -2.5V, ID = -3.8A 2
Diode Forward Voltage VSD -0.7 -1.4 V IS = -2.1A, VGS = 0V 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PC Body Diode Reverse Recovery Charge QRR, 6.7  nC IF = -8.9A, di/dt = -100A/μs Notes: 5. Device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout. 2
contacts Copper tin  Terminal Connections: See Diagram  Terminals: Finish, Tin Finish Annealed over Copper Leadframe. 1

CAD (KiCad official)

  • Symbol: DMP2067LVT-7
  • Footprint: Package_TO_SOT_SMD:TSOT-23-6
  • 3D model: TSOT-26 (KiCad packages3D, STEP)
  • 3D model files: dmp2067lvt-7-etched.step / dmp2067lvt-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp2067lvt-7.step / dmp2067lvt-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (7 pp, sha256 e3dc15db8f08161c, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF