Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DMP2004K-7

Diodes Incorporated · MOSFETs · SOT-23

DMP2004K-7 from Diodes Incorporated, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate, ESD-protected by an internal gate protection diode; VGSS maximum ±8 V and threshold VGS(TH) -0.5 to -1.0 V at ID = -250 µA.
2 S passive Source terminal of the P-channel MOSFET, connected to the gate protection diode and body diode.
3 D passive Drain terminal of the P-channel MOSFET; VDSS -20 V and continuous ID -600 mA at VGS = -4.5 V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-23
Category Transistors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS -20 V TA = +25°C 2
Gate-Source Voltage VGSS -8 8 V TA = +25°C 2
Continuous Drain Current ID -600 mA VGS = -4.5V, Note 5 2
Pulsed Drain Current IDM -1.9 A TA = +25°C 2
Total Power Dissipation PD 550 mW Note 5 2
Thermal Resistance, Junction to Ambient RθJA 227 °C/W Note 5 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS -20 V VGS = 0V, ID = -250µA 2
Zero Gate Voltage Drain Current IDSS -1 µA VDS = -20V, VGS = 0V 2
Gate-Source Leakage IGSS -1 1 µA VGS = ±4.5V, VDS = 0V 2
Gate Threshold Voltage VGS(TH) -0.5 -1 V VDS = VGS, ID = -250µA 2
Static Drain-Source On-Resistance RDS(ON) 0.7 0.9 Ω VGS = -4.5V, ID = -430mA 2
Static Drain-Source On-Resistance RDS(ON) 1.1 1.4 Ω VGS = -2.5V, ID = -300mA 2
Static Drain-Source On-Resistance RDS(ON) 1.7 2 Ω VGS = -1.8V, ID = -150mA 2
Forward Transfer Admittance /Yfs/ 200 ms VDS = -10V, ID = -0.2A 2
Diode Forward Voltage VSD -0.5 -1.2 V VGS = 0V, IS = -115mA 2
Input Capacitance Ciss 175 pF VDS = -16V, VGS = 0V, f = 1.0MHz 2
Output Capacitance Coss 30 pF VDS = -16V, VGS = 0V, f = 1.0MHz 2
Reverse Transfer Capacitance Crss 20 pF VDS = -16V, VGS = 0V, f = 1.0MHz 2
Turn-On Delay Time tD(ON) 8.5 ns VDD = -3V, VGS = -2.5V, RL = 300Ω, Rg = 25Ω, ID = -100mA 2
Turn-On Rise Time tR 4.3 ns VDD = -3V, VGS = -2.5V, RL = 300Ω, Rg = 25Ω, ID = -100mA 2
Turn-Off Delay Time tD(OFF) 20.2 ns VDD = -3V, VGS = -2.5V, RL = 300Ω, Rg = 25Ω, ID = -100mA 2
Turn-Off Fall Time tF 19.2 ns VDD = -3V, VGS = -2.5V, RL = 300Ω, Rg = 25Ω, ID = -100mA 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin • Terminals: Finish, Matte Tin Annealed over Copper Leadframe. 1

CAD (KiCad official)

  • Symbol: DMP2004K-7
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: dmp2004k-7-etched.step / dmp2004k-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmp2004k-7.step / dmp2004k-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (6 pp, sha256 e75f091b1cc8e5ce, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF