component

DMN65D8LT-7

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, SOT-523. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmn65d8lt-7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18d ago
viewers dmn65d8lt-7: viewers · Ray 18d ago
dmn65d8lt-7-etched.glb Publish 0.1.0 · Ray 18d ago
dmn65d8lt-7-etched.step dmn65d8lt-7: factory component page (tier=mfr) · Ray 18d ago
dmn65d8lt-7-hero.glb dmn65d8lt-7: hero GLB from the etched model (keeps the MPN mark) · Ray 18d ago
dmn65d8lt-7-hero.overlay.json Publish 0.1.0 · Ray 18d ago
dmn65d8lt-7.glb Publish 0.1.0 · Ray 18d ago
dmn65d8lt-7.kicad_mod Publish 0.1.0 · Ray 18d ago
dmn65d8lt-7.kicad_sym Publish 0.1.0 · Ray 18d ago
dmn65d8lt-7.lbr Publish 0.1.0 · Ray 18d ago
dmn65d8lt-7.step Publish 0.1.0 · Ray 18d ago
package.json Publish 0.1.0 · Ray 18d ago
page.json Set visibility: public · Ray 18d ago
README.md Publish 0.1.0 · Ray 18d ago

DMN65D8LT-7

Diodes Incorporated · MOSFETs · SOT-523

DMN65D8LT-7 from Diodes Incorporated, in a SOT-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; ESD protected up to 1kV via an internal gate protection diode, with VGSS rated ±20V and a threshold VGS(TH) of 1.2V to 2.0V.
2 S passive Source terminal of the N-channel enhancement mode MOSFET, with continuous body diode forward current IS of 210mA.
3 D passive Drain terminal with VDSS of 60V and continuous drain current of 210mA at TA = +25°C.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-523
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS 60 V TA = +25°C 2
Gate-Source Voltage VGSS -20 20 V TA = +25°C 2
Continuous Drain Current ID 210 mA VGS = 5.0V, Steady State, TA = +25°C, Note 6 2
Continuous Drain Current ID 170 mA VGS = 5.0V, Steady State, TA = +70°C, Note 6 2
Maximum Continuous Body Diode Forward Current IS 210 mA Note 6 2
Pulsed Drain Current IDM 0.7 A 10µs Pulse, Duty Cycle = 1% 2
Pulsed Source Current ISM 0.7 A 10µs Pulse, Duty Cycle = 1% 2
Total Power Dissipation PD 300 mW Note 5 2
Total Power Dissipation PD 360 mW Note 6 2
Thermal Resistance, Junction to Ambient RθJA 426 °C/W Steady State, Note 5 2
Thermal Resistance, Junction to Ambient RθJA 351 °C/W Steady State, Note 6 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS 60 V VGS = 0V, ID = 10µA 3
Zero Gate Voltage Drain Current IDSS 1 µA VDS = 60V, VGS = 0V 3
Gate-Source Leakage IGSS -10 10 µA VGS = ±20V, VDS = 0V 3
Gate Threshold Voltage VGS(TH) 1.2 2 V VDS = VGS, ID = 250μA 3
Static Drain-Source On-Resistance RDS(ON) 2 5 Ω VGS = 10V, ID = 0.115A 3
Static Drain-Source On-Resistance RDS(ON) 2.2 6 Ω VGS = 5V, ID = 0.115A 3
Input Capacitance Ciss 24 pF VDS = 25V, VGS = 0V, f = 1.0MHz 3
Output Capacitance Coss 2.8 pF VDS = 25V, VGS = 0V, f = 1.0MHz 3
Reverse Transfer Capacitance Crss 1.8 pF VDS = 25V, VGS = 0V, f = 1.0MHz 3
Gate Resistance Rg 50 Ω VDS = 0V, VGS = 0V, f = 1.0MHz 3
Total Gate Charge Qg 0.4 nC VDD = 30V, VGS = 4.5V, ID = 150mA 3
Gate-Source Charge Qgs 0.12 nC VDD = 30V, VGS = 4.5V, ID = 150mA 3
Gate-Drain Charge Qgd 0.14 nC VDD = 30V, VGS = 4.5V, ID = 150mA 3
Turn-On Delay Time tD(ON) 2 ns VGS = 10V, VDD = 30V, Rg = 25Ω, ID = 0.2A 3
Turn-On Rise Time tR 1.9 ns VGS = 10V, VDD = 30V, Rg = 25Ω, ID = 0.2A 3
Turn-Off Delay Time tD(OFF) 9.5 ns VGS = 10V, VDD = 30V, Rg = 25Ω, ID = 0.2A 3
Turn-Off Fall Time tF 4.3 ns VGS = 10V, VDD = 30V, Rg = 25Ω, ID = 0.2A 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin  Terminals: Finish  Matte Tin Annealed over Alloy 42 Leadframe. Solderable per MIL-STD-202, Method 208 1

CAD (KiCad official)

  • Symbol: DMN65D8LT-7
  • Footprint: Package_TO_SOT_SMD:SOT-523
  • 3D model: SOT-523, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.8 mm nominal SOT-523 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: dmn65d8lt-7-etched.step / dmn65d8lt-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmn65d8lt-7.step / dmn65d8lt-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (8 pp, sha256 b92edf148bc5a789, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF