Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DMN3069L-7

Diodes Incorporated · MOSFETs · SOT-23

DMN3069L-7 from Diodes Incorporated, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate, ESD-protected by an internal gate protection diode, with VGS(TH) of 1.0 to 1.8V and an absolute maximum VGSS of ±20V.
2 S passive Source terminal of the N-channel MOSFET, with a maximum body diode forward current IS of 1.35A.
3 D passive Drain terminal of the N-channel MOSFET, with VDSS of 30V and continuous ID of 5.3A at TA = +25°C.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS 30 V 2
Gate-Source Voltage VGSS -20 20 V 2
Continuous Drain Current (Steady State) ID 5.3 A VGS = 10V, TA = +25°C, Note 6 2
Continuous Drain Current (Steady State) ID 4.3 A VGS = 10V, TA = +70°C, Note 6 2
Pulsed Drain Current IDM 30 A 10µs pulse, duty cycle = 1% 2
Maximum Body Diode Forward Current IS 1.35 A Note 6 2
Total Power Dissipation PD 0.8 W Note 5 2
Total Power Dissipation PD 1.3 W Note 6 2
Thermal Resistance, Junction to Ambient, Steady State RθJA 158.8 °C/W Note 5 2
Thermal Resistance, Junction to Ambient, Steady State RθJA 97.6 °C/W Note 6 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS 30 V VGS = 0V, ID = 250µA 2
Zero Gate Voltage Drain Current IDSS 1 µA VDS = 24V, VGS = 0V 2
Gate-Body Leakage IGSS -10 10 µA VGS = ±16V, VDS = 0V 2
Gate Threshold Voltage VGS(TH) 1 1.8 V VDS = VGS, ID = 250µA 2
Static Drain-Source On-Resistance RDS(ON) 20 30 mΩ VGS = 10V, ID = 4.0A 2
Static Drain-Source On-Resistance RDS(ON) 25 40 mΩ VGS = 4.5V, ID = 3.5A 2
Source-Drain Diode Forward Voltage VSD 0.7 1.2 V VGS = 0V, IS = 1A 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin  Terminals: Finish, Matte Tin Annealed over Copper 1

CAD (KiCad official)

  • Symbol: DMN3069L-7
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.025 mm tall, datasheet A, nominal). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: dmn3069l-7-etched.step / dmn3069l-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmn3069l-7.step / dmn3069l-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (7 pp, sha256 8c1b63b3d5024279, retrieved 2026-11-12, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF