Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DMN3060LWQ-7

Diodes Incorporated · MOSFETs · SOT-323

DMN3060LWQ-7 from Diodes Incorporated, in a SOT-323. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; controls the channel, with VGSS limited to ±12V and a gate threshold of 0.7V to 1.8V.
2 S passive Source; the body diode conducts from source to drain, with a maximum forward current of 0.68A.
3 D passive Drain; sits at the single top terminal of the package, with VDSS of 30V and a continuous drain current of 2.6A at TA = +25°C and VGS = 10V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-323
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS 30 V 2
Gate-Source Voltage VGSS -12 12 V 2
Continuous Drain Current ID 2.6 A VGS = 10V, steady state, TA = +25°C (Note 6) 2
Continuous Drain Current ID 2.1 A VGS = 10V, steady state, TA = +70°C (Note 6) 2
Pulsed Drain Current IDM 18 A 10µs Pulse, Duty Cycle = 1% 2
Maximum Body Diode Forward Current IS 0.68 A Note 5 2
Total Power Dissipation PD 0.5 W Note 5: FR-4 PCB, minimum recommended pad layout 2
Thermal Resistance, Junction to Ambient, Steady State RθJA 251 °C/W Note 5: FR-4 PCB, minimum recommended pad layout 2
Total Power Dissipation PD 0.64 W Note 6: FR-4 PCB, 2oz copper, thermal bias to bottom layer 1inch square copper plate 2
Thermal Resistance, Junction to Ambient, Steady State RθJA 195 °C/W Note 6: FR-4 PCB, 2oz copper, thermal bias to bottom layer 1inch square copper plate 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS 30 V VGS = 0V, ID = 250µA 2
Zero Gate Voltage Drain Current @TC = +25°C IDSS 1 µA VDS = 30V, VGS = 0V 2
Gate-Source Leakage IGSS -100 100 nA VGS = ±12V, VDS = 0V 2
Gate Threshold Voltage VGS(TH) 0.7 1.8 V VDS = VGS, ID = 250µA 2
Static Drain-Source On-Resistance RDS(ON) 48 60 mΩ VGS = 10V, ID = 3.1A 2
Static Drain-Source On-Resistance RDS(ON) 51 100 mΩ VGS = 4.5V, ID = 2A 2
Diode Forward Voltage VSD 0.8 1.2 V VGS = 0V, IS = 1A 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin  Terminal Connections Indicator: See Diagram  Terminals: Finish  Matte Tin Annealed over Copper Leadframe. 1

CAD (KiCad official)

  • Symbol: DMN3060LWQ-7
  • Footprint: Package_TO_SOT_SMD:SOT-323_SC-70
  • 3D model: SOT-323 (KiCad packages3D, STEP)
  • 3D model files: dmn3060lwq-7-etched.step / dmn3060lwq-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmn3060lwq-7.step / dmn3060lwq-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (7 pp, sha256 48b9a87d38755808, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF