component

DMG4466SSS-13

Public Made by Adom

by adom

Diodes Incorporated MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmg4466sss-13factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DMG4466SSS-13

Diodes Incorporated · MOSFETs · SO-8

DMG4466SSS-13 from Diodes Incorporated, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET, one of three source pins (1-3) tied together internally.
2 S passive Source terminal of the N-channel MOSFET, one of three source pins (1-3) tied together internally.
3 S passive Source terminal of the N-channel MOSFET, one of three source pins (1-3) tied together internally.
4 G input Gate terminal of the N-channel MOSFET, with a maximum gate-source voltage of ±25 V.
5 D passive Drain terminal of the N-channel MOSFET, one of four drain pins (5-8) tied together internally, with a 30 V maximum drain-source voltage.
6 D passive Drain terminal of the N-channel MOSFET, one of four drain pins (5-8) tied together internally, with a 30 V maximum drain-source voltage.
7 D passive Drain terminal of the N-channel MOSFET, one of four drain pins (5-8) tied together internally, with a 30 V maximum drain-source voltage.
8 D passive Drain terminal of the N-channel MOSFET, one of four drain pins (5-8) tied together internally, with a 30 V maximum drain-source voltage.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SO-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Breakdown Voltage BVDSS 30 V VGS = 0V, ID = 250μA 2
Zero Gate Voltage Drain Current IDSS 1 μA VDS = 30V, VGS = 0V 2
Gate-Source Leakage IGSS -100 100 nA VGS = ±25V, VDS = 0V 2
Gate Threshold Voltage VGS(th) 1 1.45 2.4 V VDS = VGS, ID = 250μA 2
Static Drain-Source On-Resistance RDS(ON) 15 23 mΩ VGS = 10V, ID = 10A 2
Static Drain-Source On-Resistance RDS(ON) 25 33 mΩ VGS = 4.5V, ID = 7.5A 2
Diode Forward Voltage VSD 0.69 1 V VGS = 0V, IS = 1A 2
Gate Resistance Rg 0.4 1.1 1.6 Ω VDS = 0V, VGS = 0V, f = 1MHz 2
Total Gate Charge (VGS = 4.5V) Qg 5 8 nC VDS = 15V, VGS = 10V, ID = 10A 2
Total Gate Charge (VGS = 10V) Qg 10.5 17 nC VDS = 15V, VGS = 10V, ID = 10A 2
Drain-Source Voltage VDSS 30 V 2
Gate-Source Voltage VGSS -25 25 V 2
Continuous Drain Current (Note 5) ID 10 A Steady state, TA = +25°C 2
Continuous Drain Current (Note 5) ID 6 A Steady state, TA = +85°C 2
Pulsed Drain Current (Note 5) IDM 60 A 2
Avalanche Current (Notes 6) IAR 16 A 2
Repetitive Avalanche Energy (Notes 6) EAR 12.8 mJ L = 0.1mH 2
Power Dissipation (Note 5) PD 1.42 W Device mounted on FR-4 PC board, 2oz copper, minimum recommended pad layout (Note 5) 2
Thermal Resistance, Junction to Ambient RθJA 88.4 °C/W @TA = +25°C (Note 5) 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin  Terminal Connections Indicator: See diagram  Terminals: Finish  Matte Tin annealed over Copper leadframe. 1

CAD (KiCad official)

  • Symbol: DMG4466SSS-13
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: dmg4466sss-13-etched.step / dmg4466sss-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmg4466sss-13.step / dmg4466sss-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (6 pp, sha256 dba5d031908d24b0, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF