component

DMG3130LQ

Public Made by Adom

by adom

Leiditech MOSFETs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmg3130lqfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers dmg3130lq: viewers · Ray 17d ago
dmg3130lq-etched.glb Publish 0.1.0 · Ray 17d ago
dmg3130lq-etched.step dmg3130lq: factory component page (tier=lcsc) · Ray 17d ago
dmg3130lq-hero.glb dmg3130lq: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
dmg3130lq-hero.overlay.json Publish 0.1.0 · Ray 17d ago
dmg3130lq.glb Publish 0.1.0 · Ray 17d ago
dmg3130lq.kicad_mod Publish 0.1.0 · Ray 17d ago
dmg3130lq.kicad_sym Publish 0.1.0 · Ray 17d ago
dmg3130lq.lbr Publish 0.1.0 · Ray 17d ago
dmg3130lq.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

DMG3130LQ

Leiditech · MOSFETs · SOT-23

DMG3130LQ from Leiditech, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limited to ±12V, with threshold VGS(th) of -0.5V min to -1.5V max at ID=-250μA.
2 S passive Source of the P-channel MOSFET, with body diode from drain to source (VSD 1.4V max at ISD=-1A).
3 D passive Drain; VDS rated -30V, continuous ID -5.0A at TC=25°C and pulsed IDM -20A.

Key specifications

Parameter Value
Manufacturer Leiditech
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS -30 V 1
Gate-Source Voltage VGS -12 12 V 1
Drain Current-Continuous ID -5 A TC=25°C 1
Drain Current-Continuous ID -3.5 A TC=100°C 1
Drain Current-Pulsed IDM -20 A 1
Maximum Power Dissipation PD 2.1 W 1
Junction and Storage Temperature Range TJ,TSTG -55 150 ℃ 1
Thermal Resistance junction-case RθJc 1.1 ℃ /W 1
Thermal Resistance junction-to-Ambient RθJA 60 ℃ /W 1
Drain-Source Breakdown Voltage BVDSS -30 V VGS=0V ID=-250μA 2
Zero Gate Voltage Drain Current IDSS 1 μA VDS=-30V,VGS=0V 2
Gate-Body Leakage Current IGSS -100 100 nA VGS=±12V,VDS=0V 2
Gate Threshold Voltage VGS(th) -0.5 -0.9 -1.5 V VDS=VGS,ID=-250μA 2
Drain-Source On-State Resistance RDS(ON) 41 50 mΩ VGS=-10V, ID=-4.0A 2
Drain-Source On-State Resistance RDS(ON) 50 65 mΩ VGS=-4.5V, ID=-3.5A 2
Drain-Source On-State Resistance RDS(ON) 60 90 mΩ VGS=-2.5V, ID=-2.0A 2
Diode Forward Voltage VSD 0.72 1.4 V VGS=0V,ISD=-1A 2

CAD (KiCad official)

  • Symbol: DMG3130LQ
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: dmg3130lq-etched.step / dmg3130lq-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmg3130lq.step / dmg3130lq.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Leiditech datasheet (6 pp, sha256 1d618e14091b71fc, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF