component
DMC3401LDW-13
Public Made by Adomby adom
DIODES INCORPORATED Global Sourcing Parts, SOT-363. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 14d ago |
| viewers | 14d ago |
| dmc3401ldw-13-etched.glb | 14d ago |
| dmc3401ldw-13-etched.step | 14d ago |
| dmc3401ldw-13-hero.glb | 14d ago |
| dmc3401ldw-13-hero.overlay.json | 14d ago |
| dmc3401ldw-13.glb | 14d ago |
| dmc3401ldw-13.kicad_mod | 14d ago |
| dmc3401ldw-13.kicad_sym | 14d ago |
| dmc3401ldw-13.lbr | 14d ago |
| dmc3401ldw-13.step | 14d ago |
| package.json | 14d ago |
| page.json | 14d ago |
| README.md | 14d ago |
DMC3401LDW-13
DIODES INCORPORATED · Global Sourcing Parts · SOT-363
DMC3401LDW-13 from DIODES INCORPORATED, in a SOT-363. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S1 | passive | Source of Q1 (N-channel, BVDSS 30V, ID max 0.8A at TA = +25°C). |
| 2 | G1 | input | Gate of Q1 (N-channel), ESD protected by an internal gate protection diode, VGSS ±20V. |
| 3 | D2 | passive | Drain of Q2 (P-channel, BVDSS -30V, ID max -0.55A at TA = +25°C). |
| 4 | S2 | passive | Source of Q2 (P-channel, BVDSS -30V). |
| 5 | G2 | input | Gate of Q2 (P-channel), ESD protected by an internal gate protection diode, VGSS ±20V. |
| 6 | D1 | passive | Drain of Q1 (N-channel, BVDSS 30V, RDS(ON) max 0.4Ω at VGS = 10V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | DIODES INCORPORATED |
| Package | SOT-363 |
| Category | Global Sourcing Parts |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Q1 Drain-Source Voltage | VDSS | 30 | V | TA = +25°C | 2 | ||
| Q2 Drain-Source Voltage | VDSS | -30 | V | TA = +25°C | 2 | ||
| Q1 Gate-Source Voltage | VGSS | -20 | 20 | V | TA = +25°C | 2 | |
| Q2 Gate-Source Voltage | VGSS | -20 | 20 | V | TA = +25°C | 2 | |
| Q1 Continuous Drain Current | ID | 0.8 | A | VGS = 10V, Steady State, TA = +25C, Note 6 | 2 | ||
| Q1 Continuous Drain Current | ID | 0.6 | A | VGS = 10V, Steady State, TA = +70C, Note 6 | 2 | ||
| Q2 Continuous Drain Current | ID | -0.55 | A | VGS = -10V, Steady State, TA = +25C, Note 6 | 2 | ||
| Q2 Continuous Drain Current | ID | -0.44 | A | VGS = -10V, Steady State, TA = +70C, Note 6 | 2 | ||
| Q1 Max Continuous Body Diode Forward Current | IS | 0.4 | A | Note 6 | 2 | ||
| Q2 Max Continuous Body Diode Forward Current | IS | -0.38 | A | Note 6 | 2 | ||
| Q1 Pulsed Drain Current | IDM | 4 | A | 10µs Pulse, Duty Cycle = 1% | 2 | ||
| Q2 Pulsed Drain Current | IDM | -2.4 | A | 10µs Pulse, Duty Cycle = 1% | 2 | ||
| Total Power Dissipation (Note 5) | PD | 0.29 | W | TA = +25°C, minimum recommended pad layout | 2 | ||
| Thermal Resistance, Junction to Ambient (Note 5) | RθJA | 433 | °C/W | Steady State, minimum recommended pad layout | 2 | ||
| Total Power Dissipation (Note 6) | PD | 0.4 | W | TA = +25°C, 1inch square copper plate | 2 | ||
| Thermal Resistance, Junction to Ambient (Note 6) | RθJA | 301 | °C/W | Steady State, 1inch square copper plate | 2 | ||
| Operating and Storage Temperature Range | TJ, TSTG | -55 | 150 | °C | 2 | ||
| Q1 Drain-Source Breakdown Voltage | BVDSS | 30 | V | VGS = 0V, ID = 250μA | 3 | ||
| Q1 Zero Gate Voltage Drain Current | IDSS | 1 | μA | VDS = 30V, VGS = 0V | 3 | ||
| Q1 Gate-Source Leakage | IGSS | 10 | μA | VGS = ±20V, VDS = 0V | 3 | ||
| Q1 Gate Threshold Voltage | VGS(TH) | 0.8 | 1.2 | 1.6 | V | VDS = VGS, ID = 250μA | 3 |
| Q1 Static Drain-Source On-Resistance | RDS(ON) | 0.2 | 0.4 | Ω | VGS = 10V, ID = 0.59A | 3 | |
| Q1 Static Drain-Source On-Resistance | RDS(ON) | 0.3 | 0.7 | Ω | VGS = 4.5V, ID = 0.2A | 3 | |
| Q1 Diode Forward Voltage | VSD | 0.7 | 1.2 | V | VGS = 0V, IS = 0.1A | 3 | |
| Q2 Drain-Source Breakdown Voltage | BVDSS | -30 | V | VGS = 0V, ID = -250μA | 3 | ||
| Q2 Zero Gate Voltage Drain Current | IDSS | -1 | μA | VDS = -24V, VGS = 0V | 3 | ||
| Q2 Gate-Source Leakage | IGSS | 10 | μA | VGS = ±16V, VDS = 0V | 3 | ||
| Q2 Gate Threshold Voltage | VGS(TH) | -1 | -2.2 | -2.6 | V | VDS = VGS, ID = -250μA | 3 |
| Q2 Static Drain-Source On-Resistance | RDS(ON) | 0.5 | 0.9 | Ω | VGS = -10V, ID = -0.42A | 3 | |
| Q2 Static Drain-Source On-Resistance | RDS(ON) | 0.78 | 1.7 | Ω | VGS = -4.5V, ID = -0.2A | 3 | |
| Q2 Diode Forward Voltage | VSD | -0.8 | -1.2 | V | VGS = 0V, IS = -0.23A | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | Copper | tin | • Terminal Connections Indicator: See Diagram • Terminals: Finish ⎯ Matte Tin Annealed over Copper | 1 |
CAD (KiCad official)
- Symbol:
DMC3401LDW-13 - Footprint:
Package_TO_SOT_SMD:SOT-363_SC-70-6 - 3D model: SOT-363 (KiCad packages3D, STEP)
- 3D model files:
dmc3401ldw-13-etched.step/dmc3401ldw-13-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dmc3401ldw-13.step/dmc3401ldw-13.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: DIODES INCORPORATED datasheet (10 pp, sha256
3087c6388bc990ee, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).