component

DMC2004DWK-7-VB

Public Made by Adom

by adom

VBsemi Elec MOSFETs, SC-70-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsdmc2004dwk-7-vb
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs dmc2004dwk-7-vb: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers dmc2004dwk-7-vb: viewers · Ray 1mo ago
dmc2004dwk-7-vb-etched.fit.json dmc2004dwk-7-vb: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
dmc2004dwk-7-vb-etched.glb dmc2004dwk-7-vb: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
dmc2004dwk-7-vb-etched.step dmc2004dwk-7-vb: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
dmc2004dwk-7-vb.glb Publish 0.1.0 · Ray 1mo ago
dmc2004dwk-7-vb.kicad_mod Publish 0.1.0 · Ray 1mo ago
dmc2004dwk-7-vb.kicad_sym Publish 0.1.0 · Ray 1mo ago
dmc2004dwk-7-vb.lbr Publish 0.1.0 · Ray 1mo ago
dmc2004dwk-7-vb.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json dmc2004dwk-7-vb: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md dmc2004dwk-7-vb: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

DMC2004DWK-7-VB

VBsemi Elec · MOSFETs · SC-70-6

DMC2004DWK-7-VB from VBsemi Elec, in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of the N-channel MOSFET (Q1). Typically tied to ground or the low-side of the switched load.
2 G1 input Gate of the N-channel MOSFET (Q1). Logic-level compatible: VGS(th) typ ~0.45 V (min), max 1 V; fully on at VGS = 1.8 V (RDS(on) = 0.130 Ω). Absolute max VGS = ±20 V.
3 D2 passive Drain of the P-channel MOSFET (Q2). Rated VDS = -20 V, continuous ID = -2.80 A at TA = 25 °C.
4 S2 passive Source of the P-channel MOSFET (Q2). Typically tied to the positive supply rail in a high-side load-switch application.
5 G2 input Gate of the P-channel MOSFET (Q2). Logic-level compatible: VGS(th) typ ~-0.45 V (min), max -1 V; fully on at VGS = -1.8 V (RDS(on) = 0.220 Ω). Absolute max VGS = ±20 V.
6 D1 passive Drain of the N-channel MOSFET (Q1). Rated VDS = 20 V, continuous ID = 3.28 A at TA = 25 °C.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SC-70-6
Category Transistors/Thyristors
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • DMC2004DWK-7-VB

CAD (KiCad official)

  • Symbol: DMC2004DWK-7-VB
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: dmc2004dwk-7-vb-etched.step / dmc2004dwk-7-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dmc2004dwk-7-vb.step / dmc2004dwk-7-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (None pp, sha256 f321d23e14d4e8d8, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF