component
DK2649CC
Public Made by Adomby adom
Shenzhen DongKe Semicon AC-DC Controllers & Regulators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownDK2649CC
Shenzhen DongKe Semicon · AC-DC Controllers & Regulators · SOP-8
DK2649CC from Shenzhen DongKe Semicon, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference pin for the controller, which the datasheet lists as the chip's ground terminal. |
| 2 | VDD | power_in | Supply pin with an operating range of 9 V to 34 V (typ. 17 V) for AC input 85 V to 265 V, with UVLO turn-off at 15.5 V to 17 V and overvoltage protection at 35 V to 38 V. |
| 3 | FB | input | Feedback input where FB falling below 1.6 V enters burst (skip) mode and FB open-circuit voltage is 4.8 V to 6.2 V. |
| 4 | CS | input | Current sense input for cycle-by-cycle over-current protection at 0.71 V to 0.8 V, with 270 ns leading-edge blanking and 40 kΩ input impedance. |
| 5 | DRAIN | passive | Drain of the built-in 650 V high-voltage power MOSFET, which should have enlarged, tinned copper area for heat dissipation and at least 1.5 mm clearance from low-voltage parts. |
| 6 | DRAIN | passive | Drain of the built-in 650 V high-voltage power MOSFET, which should have enlarged, tinned copper area for heat dissipation and at least 1.5 mm clearance from low-voltage parts. |
| 7 | DRAIN | passive | Drain of the built-in 650 V high-voltage power MOSFET, which should have enlarged, tinned copper area for heat dissipation and at least 1.5 mm clearance from low-voltage parts. |
| 8 | DRAIN | passive | Drain of the built-in 650 V high-voltage power MOSFET, which should have enlarged, tinned copper area for heat dissipation and at least 1.5 mm clearance from low-voltage parts. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Shenzhen DongKe Semicon |
| Package | SOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating temperature range | TR | -25 | 125 | ℃ | 3 | ||
| Storage temperature range | TSTG | -55 | 155 | ℃ | 3 | ||
| Junction temperature | TJ | -40 | 150 | ℃ | 3 | ||
| Power MOSFET drain-source voltage | VDRAIN_MAX | 650 | V | 3 | |||
| VDD supply voltage | VDD | 40 | V | 3 | |||
| IDD supply current | IDD | 10 | mA | 3 | |||
| FB input voltage | VFB | -0.3 | 7 | V | 3 | ||
| CS input voltage | VCS | -0.3 | 7 | V | 3 | ||
| VDD operating voltage | VDD | 9 | 17 | 34 | V | AC input 85V-265V | 3 |
| Startup current | IDD_ST | 5 | 20 | uA | VDD=11V, test VDD pin current | 3 | |
| Operating current | IOP | 0.67 | 0.83 | 1 | mA | VDD=17V, VFB=3V, VCS=0V | 3 |
| UVLO turn-on (VDD falling, IC off) threshold | Vuvlo(ON) | 7 | 7.7 | 8.4 | V | VDD falls to IC off | 3 |
| UVLO turn-off (VDD rising, IC on) threshold | Vuvlo(OFF) | 15.5 | 16 | 17 | V | VDD rises to IC on | 3 |
| Frequency-hopping protection voltage | VDD_ET | 7.7 | 8.2 | 8.7 | V | FB=0V, CS=0V | 3 |
| VDD overvoltage protection | VOVP | 35 | 35.7 | 38 | V | VDD=17V, VCS=0V, VFB=3V, VDD rises until DRAIN frequency disappears | 3 |
| FB open-loop voltage | VFB_OPEN | 4.8 | 5.55 | 6.2 | V | 3 | |
| FB short-circuit current | IFB_SHORT | 0.24 | mA | VDD=17V, FB shorted to GND | 3 | ||
| Green-mode threshold | VTH_GREEN | 2.2 | V | VDD=17V, VCS=0V, VFB=3V, FB falling, DRAIN frequency below 35KHz | 3 | ||
| Burst-mode (frequency hopping) threshold | VTH_BM | 1.6 | V | VDD=17V, FB falling | 3 | ||
| Leading-edge blanking time | TLEB | 270 | ns | 3 | |||
| CS pin input impedance | ZCS_IN | 40 | kΩ | 3 | |||
| CS overcurrent protection threshold | VTH_OC | 0.71 | 0.77 | 0.8 | V | VDD=17V, VFB=3V, CS rising to turn off power MOSFET | 3 |
| Overcurrent protection delay | TD_OC | 120 | ns | Delay from overcurrent protection to start of MOSFET turn-off | 3 | ||
| Oscillation frequency | FOSC | 60 | 65 | 70 | KHz | VDD=17V, VFB=3V, VCS=0V | 3 |
| Maximum duty cycle | DMAX | 65 | 70 | 85 | % | VDD=17V, VFB=3.3V, VCS=0V | 3 |
| Burst (frequency-hopping) frequency | FBURST | 25 | KHz | 3 | |||
| Frequency dither range | ΔFOSC | -4 | 4 | % | 3 | ||
| Power MOSFET on-resistance | RDS(ON) | 1.2 | 1.3 | 1.4 | Ω | 3 | |
| Overtemperature protection | TOTP | 150 | ℃ | 3 |
CAD (KiCad official)
- Symbol:
DK2649CC - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
dk2649cc-etched.step/dk2649cc-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dk2649cc.step/dk2649cc.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Shenzhen DongKe Semicon datasheet (9 pp, sha256
65f86e8fc8f68b47, retrieved 2026-11-05, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).