component
DGD0216WT-7
Public Made by Adomby adom
Diodes Incorporated Pre-ordered Chips, TSOT-25. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownDGD0216WT-7
Diodes Incorporated · Pre-ordered Chips · TSOT-25
DGD0216WT-7 from Diodes Incorporated, in a TSOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN* | input | Logic input, in phase with OUT* (DGD0215) and out of phase with OUT (DGD0216); leave open when not in use. |
| 2 | COM | power_in | Supply return (ground); withstands up to 5V positive or negative on the ground pin without damage. |
| 3 | IN | input | Logic input, out of phase with OUT* (DGD0215) and in phase with OUT (DGD0216); leave open when not in use. |
| 4 | OUT | output | Gate drive output (non-inverting OUT on DGD0216, OUT* on DGD0215) with 1.9A source / 1.8A sink capability, range -0.3V to VCC+0.3V. |
| 5 | VCC | power_in | Supply input, recommended 4.5V to 18V, absolute maximum -0.3V to 22V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | TSOT-25 |
| Category | Interface ICs |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Low-Side Fixed Supply Voltage | VCC | -0.3 | 22 | V | TA = +25°C | 3 | |
| Output Voltage (OUT/OUT*) | VOUT | -0.3 | V | max is VCC + 0.3 V; TA = +25°C | 3 | ||
| Logic Input Voltage (IN and IN*) | VIN | -5 | V | max is VCC + 0.3 V; TA = +25°C | 3 | ||
| Power Dissipation | PD | 0.54 | W | Standard JEDEC 2-layer FR-4 board, TA = +25°C | 3 | ||
| Thermal Resistance, Junction to Ambient | RθJA | 188 | °C/W | Standard JEDEC 2-layer FR-4 board | 3 | ||
| Operating Temperature | TJ | 150 | °C | 3 | |||
| Lead Temperature (Soldering, 10s) | TL | 300 | °C | 3 | |||
| Storage Temperature Range | TSTG | -55 | 150 | °C | 3 | ||
| ESD Human Body Model | ESD HBM | 2000 | V | JESD22-A114, Class 2 | 3 | ||
| Supply Voltage | VB | 4.5 | 18 | V | 3 | ||
| Output Voltage (OUT/OUT*) | VS | 0 | V | max is VCC | 3 | ||
| Logic Input Voltage (IN and IN*) | VIN | 0 | 5 | V | 3 | ||
| Ambient Temperature | TA | -40 | 125 | °C | 3 | ||
| Logic 1 Input Voltage | VIH | 2.4 | 1.6 | V | VBIAS 4.5V<VCC<18V, TA = +25°C | 4 | |
| Logic 0 Input Voltage | VIL | 1.3 | 0.8 | V | VBIAS 4.5V<VCC<18V, TA = +25°C | 4 | |
| Logic 1 Input Bias Current | IIN+ | 5 | µA | VIN = 3V, VIN* = 0V; TA = +25°C | 4 | ||
| Logic 0 Input Bias Current | IIN- | 2 | µA | VIN = 0V, VIN* = 3V; TA = +25°C | 4 | ||
| High Level Output Voltage, VBIAS - VO | VOH | 25 | mV | TA = +25°C | 4 | ||
| Low Level Output Voltage | VOL | 25 | mV | TA = +25°C | 4 | ||
| Quiescent VCC Supply Current | ICCQ | 50 | 100 | µA | VIN = 0V or 3V; TA = +25°C | 4 | |
| Output High Short Circuit Pulsed Current | IO+ | 1.9 | A | VCC = 12V | 4 | ||
| Output Low Short Circuit Pulsed Current | IO- | 1.8 | A | VCC = 12V | 4 | ||
| Output Resistance, High | ROH | 3.3 | Ω | IOUT = 10mA, VCC = 12V; TA = +25°C | 4 | ||
| Output Resistance, Low | ROL | 2.3 | Ω | IOUT = 10mA, VCC = 12V; TA = +25°C | 4 | ||
| Turn-On Rise Time | tr | 15 | 25 | ns | CL = 1000pF, VCC = 12V; TA = +25°C | 4 | |
| Turn-Off Fall Time | tf | 15 | 25 | ns | CL = 1000pF, VCC = 12V; TA = +25°C | 4 | |
| Turn-On Propagation Delay | tON | 35 | 50 | ns | VCC = 12V; TA = +25°C | 4 | |
| Turn-Off Propagation Delay | tOFF | 35 | 55 | ns | VCC = 12V; TA = +25°C | 4 | |
| Logic 1 Input Voltage | VIH | 2.4 | V | TC = -40°C to +125°C | 4 | ||
| Logic 0 Input Voltage | VIL | 0.8 | V | TC = -40°C to +125°C | 4 | ||
| Logic 1 Input Bias Current | IIN+ | 10 | µA | VIN = 3V; TC = -40°C to +125°C | 4 | ||
| Logic 0 Input Bias Current | IIN- | 0 | 5 | µA | VIN = 0V; TC = -40°C to +125°C | 4 | |
| Quiescent VCC Supply Current | ICCQ | 0.1 | 0.2 | mA | VIN = 0V or 3V; TC = -40°C to +125°C | 4 | |
| Output Resistance, High | ROH | 10 | Ω | IOUT = 10mA, VCC = 12V; TC = -40°C to +125°C | 4 | ||
| Output Resistance, Low | ROL | 7 | Ω | IOUT = 10mA, VCC = 12V; TC = -40°C to +125°C | 4 | ||
| Turn-On Rise Time | tr | 30 | 40 | ns | CL = 1000pF, VCC = 12V; TC = -40°C to +125°C | 4 | |
| Turn-Off Fall Time | tf | 30 | 40 | ns | CL = 1000pF, VCC = 12V; TC = -40°C to +125°C | 4 | |
| Turn-On Propagation Delay | tON | 45 | 55 | ns | VCC = 12V; TC = -40°C to +125°C | 4 | |
| Turn-Off Propagation Delay | tOFF | 50 | 60 | ns | VCC = 12V; TC = -40°C to +125°C | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | Terminals: Finish, Matte Tin Plated Leads. Solderable per MILSTD-202, Method 208 Weight: 0.012 grams (Approximate) | 1 |
CAD (KiCad official)
- Symbol:
DGD0216WT-7 - Footprint:
Package_TO_SOT_SMD:TSOT-23-5 - 3D model: TSOT-25 (KiCad packages3D, STEP)
- 3D model files:
dgd0216wt-7-etched.step/dgd0216wt-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dgd0216wt-7.step/dgd0216wt-7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (11 pp, sha256
9bd1100586c6880d, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).