component

DG636EEN-T1-GE4

Public Made by Adom

by adom

VISHAY Global Sourcing Parts, UQFN-16(1.8x2.6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentglobal sourcing partsdg636een-t1-ge4factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers dg636een-t1-ge4: viewers · Ray 14d ago
dg636een-t1-ge4-etched.glb Publish 0.1.0 · Ray 14d ago
dg636een-t1-ge4-etched.step dg636een-t1-ge4: factory component page (tier=mfr) · Ray 14d ago
dg636een-t1-ge4-hero.glb dg636een-t1-ge4: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
dg636een-t1-ge4-hero.overlay.json Publish 0.1.0 · Ray 14d ago
dg636een-t1-ge4.glb Publish 0.1.0 · Ray 14d ago
dg636een-t1-ge4.kicad_mod Publish 0.1.0 · Ray 14d ago
dg636een-t1-ge4.kicad_sym Publish 0.1.0 · Ray 14d ago
dg636een-t1-ge4.lbr Publish 0.1.0 · Ray 14d ago
dg636een-t1-ge4.step Publish 0.1.0 · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago

DG636EEN-T1-GE4

VISHAY · Global Sourcing Parts · UQFN-16(1.8x2.6)

DG636EEN-T1-GE4 from VISHAY, in a UQFN-16(1.8x2.6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ENABLE input Enable logic input; high lets A0/A1 control the switches, low turns all switches off (digital inputs -0.3 V to V+ + 0.3 V).
2 V- power_in Negative supply; dual supply operation is ±3 V to ±8 V, tied to ground for single supply, and V+ to V- is limited to 18 V max.
3 S1A passive Switch 1 source A, connected to D1 when A0 is low and ENABLE is high; analog signal range V- to V+.
4 S1B passive Switch 1 source B, connected to D1 when A0 is high and ENABLE is high; analog signal range V- to V+.
5 D1 passive Switch 1 common drain, connects to S1A or S1B as selected by A0; conducts equally well in both directions.
6 NC unconnected No internal connection.
7 NC unconnected No internal connection.
8 D2 passive Switch 2 common drain, connects to S2A or S2B as selected by A1; conducts equally well in both directions.
9 S2B passive Switch 2 source B, connected to D2 when A1 is high and ENABLE is high; analog signal range V- to V+.
10 S2A passive Switch 2 source A, connected to D2 when A1 is low and ENABLE is high; analog signal range V- to V+.
11 V+ power_in Positive supply; single supply operation is +3 V to +16 V, with V+ to V- limited to 18 V max.
12 GND power_in Ground reference for the logic inputs; GND to V- is limited to 18 V max.
13 A1 input Address input selecting S2A or S2B for switch 2; logic high threshold 2 V at 5 V supply and 1.4 V at 3 V supply.
14 NC unconnected No internal connection.
15 NC unconnected No internal connection.
16 A0 input Address input selecting S1A or S1B for switch 1; logic high threshold 2 V at 5 V supply and 1.4 V at 3 V supply.

Key specifications

Parameter Value
Manufacturer VISHAY
Package UQFN-16(1.8x2.6)
Category Global Sourcing Parts
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On-resistance RDS(on) 63 96 Ω V+=5V, V-=-5V, IS=1 mA, VD=-3 V, 0 V, +3 V, Room 3
On-resistance (Full) RDS(on) 129 Ω V+=5V, V-=-5V, IS=1 mA, VD=-3 V, 0 V, +3 V, Full -40 to +125 °C 3
On-resistance match ΔRDS(on) 0.3 2 Ω V+=5V, V-=-5V, IS=1 mA, VD=±3 V, Room 3
On-resistance match (Full) ΔRDS(on) 4 Ω V+=5V, V-=-5V, IS=1 mA, VD=±3 V, Full 3
On-resistance flatness Rflat(on) 15 19 Ω V+=5V, V-=-5V, IS=1 mA, VD=-3 V, 0 V, +3 V, Room 3
On-resistance flatness (Full) Rflat(on) 24 Ω V+=5V, V-=-5V, IS=1 mA, VD=-3 V, 0 V, +3 V, Full 3
Analog signal range VANALOG -5 5 V V+=5V, V-=-5V, Full 3
Switch off leakage current, source (miniQFN) IS(off) -1 0.0004 1 nA V+=5.5 V, V-=-5.5 V, VD=±4.5 V, VS=4.5 V, Room 3
Switch off leakage current, source (miniQFN, Full) IS(off) -18 18 nA V+=5.5 V, V-=-5.5 V, VD=±4.5 V, VS=4.5 V, Full 3
Switch off leakage current, drain (miniQFN) ID(off) -1 0.001 1 nA V+=5.5 V, V-=-5.5 V, Room 3
Switch off leakage current, drain (miniQFN, Full) ID(off) -18 18 nA V+=5.5 V, V-=-5.5 V, Full 3
Switch on leakage current (miniQFN) ID(on) -1 0.013 1 nA V+=5.5 V, V-=-5.5 V, VD=VS=±4.5 V, Room 3
Switch on leakage current (miniQFN, Full) ID(on) -18 18 nA V+=5.5 V, V-=-5.5 V, VD=VS=±4.5 V, Full 3
Input current, VIN low IIL -0.1 1e-05 0.1 μA VIN under test = 0.8 V, Full 3
Input current, VIN high IIH -0.1 1e-05 0.1 μA VIN under test = 2 V, Full 3
Transition time tTRANS 26 52 ns VS(CLOSE)=3 V, VS(OPEN)=0 V, RL=300 Ω, CL=35 pF, Room 3
Transition time (Full) tTRANS 62 ns RL=300 Ω, CL=35 pF, Full 3
Turn-on time tON 24 46 ns RL=300 Ω, CL=35 pF, VS=±3 V, Room 3
Turn-on time (Full) tON 58 ns RL=300 Ω, CL=35 pF, VS=±3 V, Full 3
Turn-off time tOFF 19 55 ns RL=300 Ω, CL=35 pF, VS=±3 V, Room 3
Turn-off time (Full) tOFF 61 ns RL=300 Ω, CL=35 pF, VS=±3 V, Full 3
Break-before-make time (Full) tBBM 2 ns VS=3 V, RL=300 Ω, CL=35 pF, Full 3
Power supply current I+ 0.0004 0.5 μA V+=5V, V-=-5V, VIN=0 V or V+, Room 4
Power supply current (Full) I+ 1 μA VIN=0 V or V+, Full 4
Negative supply current I- -0.5 -0.0004 μA V+=5V, V-=-5V, VIN=0 V or V+, Room 4
Negative supply current (Full) I- -1 μA VIN=0 V or V+, Full 4
Ground current IGND -0.5 -0.0004 μA V+=5V, V-=-5V, VIN=0 V or V+, Room 4
Ground current (Full) IGND -1 μA VIN=0 V or V+, Full 4
On-resistance (single 5 V) RDS(on) 131 176 Ω V+=5V, V-=0 V, IS=1 mA, VD=+3.5 V, Room 5
On-resistance (single 5 V, Full) RDS(on) 224 Ω V+=5V, V-=0 V, IS=1 mA, VD=+3.5 V, Full 5
On-resistance (single 3 V) RDS(on) 309 428 Ω V+=3V, V-=0 V, IS=1 mA, VD=+1.5 V, Room 7
On-resistance (single 3 V, Full) RDS(on) 521 Ω V+=3V, V-=0 V, IS=1 mA, VD=+1.5 V, Full 7
V+ to V- V+ to V- -0.3 18 V TA=25 °C 2
GND to V- GND to V- 18 V TA=25 °C 2
Digital inputs voltage -0.3 V (GND) -0.3 to (V+) + 0.3 2
Continuous current (any terminal) 30 mA TA=25 °C 2
Peak current, S or D 100 mA pulsed 1 ms, 10 % duty cycle 2
Storage temperature -65 150 °C 2
Power dissipation, 16 pin miniQFN 525 mW Derate 6.6 mW/°C above 70 °C 2
Thermal resistance, 16 pin miniQFN 152 °C/W All leads welded or soldered to PC board 2
Latch up 300 mA JESD78 2
Operating temperature range -40 125 °C Specified range 1
Supply voltage range V+ 3 16 V Single supply 1
Charge injection QINJ -0.33 pC VGEN=0 V, RGEN=0 Ω, CL=1 nF, Room 3
Bandwidth BW 700 MHz RL=50 Ω, CL=5 pF, Room 3
Source off capacitance CS(off) 3.7 pF f=1 MHz, Room 3
Drain on capacitance CD(on) 8.4 pF f=1 MHz, Room 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper e. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulati 2

CAD (KiCad official)

  • Symbol: DG636EEN-T1-GE4
  • Footprint: Package_DFN_QFN:UQFN-16_1.8x2.6mm_P0.4mm
  • 3D model: UQFN-16(1.8x2.6), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.55 mm nominal UFQFPN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: dg636een-t1-ge4-etched.step / dg636een-t1-ge4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dg636een-t1-ge4.step / dg636een-t1-ge4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VISHAY datasheet (17 pp, sha256 c0c0665e3fc00491, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF