DG441DYZ-T

{
  "slug": "dg441dyz-t",
  "version": "0.1.0",
  "type": "component",
  "description": "RENESAS Analog Switches, Multiplexers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "interface",
    "dg441dyz-t",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "dg441dyz-t.kicad_sym",
    "dg441dyz-t.kicad_mod",
    "dg441dyz-t.glb",
    "dg441dyz-t.step",
    "dg441dyz-t.lbr",
    "docs/hero.png",
    "docs/dg441dyz-t-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "dg441dyz-t-hero.glb",
    "dg441dyz-t-hero.overlay.json",
    "dg441dyz-t-etched.glb"
  ],
  "component": {
    "mpn": "DG441DYZ-T",
    "manufacturer": "RENESAS",
    "package": "SOIC-16",
    "pin_count": 16,
    "category": "Interface",
    "subcategory": "Analog Switches, Multiplexers",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590338012082040832",
    "parts": {
      "symbol": "dg441dyz-t.kicad_sym",
      "footprint": "dg441dyz-t.kicad_mod",
      "model_3d": "dg441dyz-t-hero.glb",
      "model_3d_plain": "dg441dyz-t-etched.glb",
      "model_3d_step": "dg441dyz-t-etched.step",
      "model_3d_step_plain": "dg441dyz-t.step",
      "lbr": "dg441dyz-t.lbr"
    },
    "distributor_links": {
      "lcsc": "C3657178"
    },
    "distributor_check": {
      "checked_at": "2026-10-18T21:10:06Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "quota"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "IN1",
        "type": "input",
        "description": "Logic control for switch 1; the DG441 switch is ON for logic 0 (VIN ≤ 0.8V) and OFF for logic 1 (VIN ≥ 2.4V)."
      },
      {
        "number": "2",
        "name": "D1",
        "type": "passive",
        "description": "Drain (output) terminal for switch 1; continuous current is limited to 30mA and pulsed peak current to 100mA (1ms pulse, 10% duty cycle max)."
      },
      {
        "number": "3",
        "name": "S1",
        "type": "passive",
        "description": "Source (input) terminal for switch 1; analog signal range is -15V to +15V with dual supplies and 0V to 12V with a single 12V supply."
      },
      {
        "number": "4",
        "name": "V-",
        "type": "power_in",
        "description": "Negative power supply terminal; GND to V- is limited to -25V maximum, and symmetrical supplies from ±5V to ±22V are supported."
      },
      {
        "number": "5",
        "name": "GND",
        "type": "power_in",
        "description": "Ground terminal (logic common); GND to V- is limited to -25V and GND to V+ to +34V maximum."
      },
      {
        "number": "6",
        "name": "S4",
        "type": "passive",
        "description": "Source (input) terminal for switch 4; analog signal range is -15V to +15V with dual supplies."
      },
      {
        "number": "7",
        "name": "D4",
        "type": "passive",
        "description": "Drain (output) terminal for switch 4; continuous current is limited to 30mA and pulsed peak current to 100mA (1ms pulse, 10% duty cycle max)."
      },
      {
        "number": "8",
        "name": "IN4",
        "type": "input",
        "description": "Logic control for switch 4; the DG441 switch is ON for logic 0 (VIN ≤ 0.8V) and OFF for logic 1 (VIN ≥ 2.4V)."
      },
      {
        "number": "9",
        "name": "IN3",
        "type": "input",
        "description": "Logic control for switch 3; the DG441 switch is ON for logic 0 (VIN ≤ 0.8V) and OFF for logic 1 (VIN ≥ 2.4V)."
      },
      {
        "number": "10",
        "name": "D3",
        "type": "passive",
        "description": "Drain (output) terminal for switch 3; continuous current is limited to 30mA and pulsed peak current to 100mA (1ms pulse, 10% duty cycle max)."
      },
      {
        "number": "11",
        "name": "S3",
        "type": "passive",
        "description": "Source (input) terminal for switch 3; analog signal range is -15V to +15V with dual supplies and 0V to 12V with a single 12V supply."
      },
      {
        "number": "12",
        "name": "NC",
        "type": "unconnected",
        "description": "No internal connection."
      },
      {
        "number": "13",
        "name": "V+",
        "type": "power_in",
        "description": "Positive power supply terminal (substrate); single supply is +5V to +34V, V+ to V- must not exceed 44V, and V+ must not exceed 34V in asymmetrical operation."
      },
      {
        "number": "14",
        "name": "S2",
        "type": "passive",
        "description": "Source (input) terminal for switch 2; analog signal range is -15V to +15V with dual supplies and 0V to 12V with a single 12V supply."
      },
      {
        "number": "15",
        "name": "D2",
        "type": "passive",
        "description": "Drain (output) terminal for switch 2; continuous current is limited to 30mA and pulsed peak current to 100mA (1ms pulse, 10% duty cycle max)."
      },
      {
        "number": "16",
        "name": "IN2",
        "type": "input",
        "description": "Logic control for switch 2; the DG441 switch is ON for logic 0 (VIN ≤ 0.8V) and OFF for logic 1 (VIN ≥ 2.4V)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The top-view pinout diagram on page 1 is garbled in the text extraction. The pin-to-name mapping was; Analog switch terminals S1-S4 and D1-D4 are labeled 'Source (Input)' and 'Drain (Output)' in the dat; The datasheet gives the 'Input Low/High' thresholds and the truth table for the DG441 switch logic. "
        ],
        "pages_sent": 14,
        "cost_usd": 0.0772,
        "at": "2026-10-18T21:07:41"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590338012082040832",
        "pages": 14,
        "sha256": "4716ec8e9fcaba03",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 16,
        "described": 16,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "dg441dyz-t.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "dg441dyz-t-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          9.9,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "8681f0c000e353109a3f3839996ad03e696cf3b0a2fcd2d8fd4e2c71d707d7dc",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}