main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs dg4157edl-t1-ge3: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers dg4157edl-t1-ge3: viewers · Ray
dg4157edl-t1-ge3-etched.fit.json dg4157edl-t1-ge3: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dg4157edl-t1-ge3-etched.glb dg4157edl-t1-ge3: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dg4157edl-t1-ge3-etched.step dg4157edl-t1-ge3: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
dg4157edl-t1-ge3.glb Publish 0.1.0 · Ray
dg4157edl-t1-ge3.kicad_mod Publish 0.1.0 · Ray
dg4157edl-t1-ge3.kicad_sym Publish 0.1.0 · Ray
dg4157edl-t1-ge3.lbr Publish 0.1.0 · Ray
dg4157edl-t1-ge3.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
page.json dg4157edl-t1-ge3: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md dg4157edl-t1-ge3: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

DG4157EDL-T1-GE3

Vishay · Analog Switches, Multiplexers · SC-70-6

DG4157EDL-T1-GE3 from Vishay, in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B1 passive Analog switch throw input/output 1. Connected to A when logic input S = 1. Signal amplitudes up to V+ can be transmitted bidirectionally. Absolute max -0.3 V to 6 V referenced to GND.
2 GND power_in Ground reference for the device.
3 B0 passive Analog switch throw input/output 0. Connected to A when logic input S = 0. Signal amplitudes up to V+ can be transmitted bidirectionally.
4 A passive Common analog switch pole (COM). Routes to B0 or B1 depending on the state of the S control input. Powered-off isolation prevents abnormal current flow from A to V+ during power-down.
5 V+ power_in Positive analog supply, 1.65 V to 5.5 V single-supply operation. Absolute max -0.3 V to 6 V referenced to GND. Typical quiescent current 0.4 nA at V+ = 5.5 V.
6 S input Digital select input. S = 0 connects B0 to A; S = 1 connects B1 to A. Guaranteed 1.8 V logic-high threshold (VINH >= 1.8 V, VINL <= 0.6 V) across the full V+ = 2.7-5.5 V range. Input current +/-1 uA max.

Key specifications

Parameter Value
Manufacturer Vishay
Package SC-70-6
Category Interface
Pins 6

Ordering variants

Same part, different packaging or reel option.

  • DG4157EDL-T1-GE3
  • DG4157EDN-T1-GE4

CAD (KiCad official)

  • Symbol: DG4157EDL-T1-GE3
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: dg4157edl-t1-ge3-etched.step / dg4157edl-t1-ge3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dg4157edl-t1-ge3.step / dg4157edl-t1-ge3.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
dg4157edl-t1-ge3.step 99 KB You want the bare part, or you mark your own boards.
dg4157edl-t1-ge3-etched.step 2.2 MB You want the part with DG4157EDL-T1-GE3 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 580 faces against 117 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay datasheet (11 pp, sha256 edc5d5e6f6392f86, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF