component
dg409ledy-t1-ge3
Public Made by Adomby adom
Vishay Analog Switches, Multiplexers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.
main
Ray
dg409ledy-t1-ge3: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
2bbe220
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214
{
"slug": "dg409ledy-t1-ge3",
"version": "0.1.0",
"type": "component",
"description": "Vishay Analog Switches, Multiplexers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.",
"tags": [
"component",
"interface",
"dg409ledy-t1-ge3"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"dg409ledy-t1-ge3.kicad_sym",
"dg409ledy-t1-ge3.kicad_mod",
"dg409ledy-t1-ge3.glb",
"dg409ledy-t1-ge3.step",
"dg409ledy-t1-ge3.lbr",
"docs/hero.png",
"docs/dg409ledy-t1-ge3-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"dg409ledy-t1-ge3-etched.step"
],
"visibility": {
"public": true
},
"author": {
"name": "Ray"
},
"component": {
"mpn": "DG409LEDY-T1-GE3",
"manufacturer": "Vishay",
"package": "SOIC-16",
"pin_count": 16,
"category": "Analog Switches, Multiplexers",
"parts": {
"symbol": "dg409ledy-t1-ge3.kicad_sym",
"footprint": "dg409ledy-t1-ge3.kicad_mod",
"model_3d": "dg409ledy-t1-ge3-etched.glb",
"model_3d_plain": "dg409ledy-t1-ge3.glb",
"model_3d_step": "dg409ledy-t1-ge3-etched.step",
"model_3d_step_plain": "dg409ledy-t1-ge3.step",
"lbr": "dg409ledy-t1-ge3.lbr"
},
"pins": [
{
"number": "1",
"name": "A0",
"type": "input",
"description": "TTL/CMOS-compatible binary address input, bit 0. Together with A1 selects which of the four differential channels (S1a/S1b through S4a/S4b) is routed to the Da/Db common drains. VINH = 2.4 V (min), VINL = 0.8 V (max) at V+ = 12 V."
},
{
"number": "2",
"name": "EN",
"type": "input",
"description": "TTL/CMOS-compatible active-high enable input. EN = 1 enables the addressed switch; EN = 0 forces all channels off, allowing devices to be stacked. Input current ±1 µA max."
},
{
"number": "3",
"name": "V-",
"type": "power_in",
"description": "Negative analog supply rail. Ground for single-supply operation (3 V to 16 V), or negative rail for dual-supply operation (−3 V to −8 V). V+ to V- must not exceed 18 V."
},
{
"number": "4",
"name": "S1a",
"type": "passive",
"description": "Analog source input of bank-a channel 1. Bidirectional analog switch terminal; connects to Da when A1=0, A0=0, EN=1. Signal range 0 to V+ (single supply) or V- to V+ (dual supply). RDS(on) ≈ 17 Ω typ."
},
{
"number": "5",
"name": "S2a",
"type": "passive",
"description": "Analog source input of bank-a channel 2. Routed to Da when A1=0, A0=1, EN=1. Same analog range and on-resistance as other S pins."
},
{
"number": "6",
"name": "S3a",
"type": "passive",
"description": "Analog source input of bank-a channel 3. Routed to Da when A1=1, A0=0, EN=1."
},
{
"number": "7",
"name": "S4a",
"type": "passive",
"description": "Analog source input of bank-a channel 4. Routed to Da when A1=1, A0=1, EN=1."
},
{
"number": "8",
"name": "Da",
"type": "passive",
"description": "Common analog drain of bank a. Bidirectional; connects to one of S1a..S4a based on the (A1, A0) address when EN is high. Drain-on capacitance ≈ 23.5 pF typ."
},
{
"number": "9",
"name": "Db",
"type": "passive",
"description": "Common analog drain of bank b. Bidirectional; connects to one of S1b..S4b based on the same (A1, A0) address when EN is high. Paired with Da to form a differential common output."
},
{
"number": "10",
"name": "S4b",
"type": "passive",
"description": "Analog source input of bank-b channel 4. Routed to Db when A1=1, A0=1, EN=1. Paired with S4a to form differential channel 4."
},
{
"number": "11",
"name": "S3b",
"type": "passive",
"description": "Analog source input of bank-b channel 3. Routed to Db when A1=1, A0=0, EN=1. Paired with S3a."
},
{
"number": "12",
"name": "S2b",
"type": "passive",
"description": "Analog source input of bank-b channel 2. Routed to Db when A1=0, A0=1, EN=1. Paired with S2a."
},
{
"number": "13",
"name": "S1b",
"type": "passive",
"description": "Analog source input of bank-b channel 1. Routed to Db when A1=0, A0=0, EN=1. Paired with S1a."
},
{
"number": "14",
"name": "V+",
"type": "power_in",
"description": "Positive analog supply rail. 3 V to 16 V for single-supply operation, or +3 V to +8 V for dual-supply operation. Powers the internal voltage regulator and logic. Quiescent current ≈ 3.5 µA (typ), 6 µA max."
},
{
"number": "15",
"name": "GND",
"type": "power_in",
"description": "Digital ground reference for the logic inputs (A0, A1, EN). GND to V- must be ≥ -18 V (i.e., V- may be up to 18 V below GND)."
},
{
"number": "16",
"name": "A1",
"type": "input",
"description": "TTL/CMOS-compatible binary address input, bit 1. Together with A0 selects which of the four differential channels is on when EN = 1."
}
],
"provenance": {
"rebuilt": "component block rebuilt 2026-10-05 from this page's own README pinout table and .kicad_sym (pins cross-checked), no re-extraction"
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"distributor_links": {
"lcsc": "C146284",
"digikey": "DG409LEDY-T1-GE3TR-ND",
"mouser": "78-DG409LEDY-T1-GE3"
},
"distributor_check": {
"checked_at": "2026-10-05T18:56:18Z",
"source": "Component Ocean /api/assign-pns + lcsc_map",
"digikey": {
"pn": "DG409LEDY-T1-GE3TR-ND",
"status": "found"
},
"mouser": {
"pn": "78-DG409LEDY-T1-GE3",
"status": "found"
}
},
"models_3d": [
{
"file": "dg409ledy-t1-ge3.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "dg409ledy-t1-ge3-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "c87666000532e37243cd2ffb9cbd3fae4f56b11b3bf3f3d1e536c85e605df1c1",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}