main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers ddtc143te-7-f: viewers · Ray 8d ago
ddtc143te-7-f-etched.glb Publish 0.1.0 · Ray 8d ago
ddtc143te-7-f-etched.step ddtc143te-7-f: factory component page (tier=mfr) · Ray 8d ago
ddtc143te-7-f-hero.glb ddtc143te-7-f: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
ddtc143te-7-f-hero.overlay.json Publish 0.1.0 · Ray 8d ago
ddtc143te-7-f.glb Publish 0.1.0 · Ray 8d ago
ddtc143te-7-f.kicad_mod Publish 0.1.0 · Ray 8d ago
ddtc143te-7-f.kicad_sym Publish 0.1.0 · Ray 8d ago
ddtc143te-7-f.lbr Publish 0.1.0 · Ray 8d ago
ddtc143te-7-f.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
verification.json Verified: Published by the parts factory: tier mfr, 3 pins · Ray 8d ago

DDTC143TE-7-F

Diodes Incorporated · Digital Transistors · SOT-523

DDTC143TE-7-F from Diodes Incorporated, in a SOT-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 B input Base input through built-in 4.7kΩ (nominal, ±30%) series resistor R1; VEBO max 5V.
2 E passive Emitter terminal of the NPN transistor, shown at bottom-right in the top-view schematic; VEBO max 5V.
3 C passive Collector terminal of the NPN transistor, shown at top in the top-view schematic; VCEO 50V and IC(MAX) 100mA.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-523
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Collector-Base Voltage VCBO 50 V TA = +25°C 2
Collector-Emitter Voltage VCEO 50 V TA = +25°C 2
Emitter-Base Voltage VEBO 5 V TA = +25°C 2
Collector Current IC(MAX) 100 mA TA = +25°C 2
Power Dissipation PD 150 mW TA = +25°C 2
Thermal Resistance, Junction to Ambient Air RθJA 833 °C/W Mounted on FR-4 PC Board with minimum recommended pad layout 2
Operating and Storage Temperature Range TJ, TSTG -55 150 °C 2
Collector-Base Breakdown Voltage BVCBO 50 V IC = 50µA 2
Collector-Emitter Breakdown Voltage BVCEO 50 V IC = 1mA 2
Emitter-Base Breakdown Voltage BVEBO 5 V IE = 50µA 2
Collector Cutoff Current ICBO 0.5 µA VCB = 50V 2
Emitter Cutoff Current IEBO 0.5 µA VEB = 4V 2
Collector-Emitter Saturation Voltage VCE(SAT) 0.3 V IC/IB = 2.5mA/0.25mA 2
DC Current Transfer Ratio hFE 100 250 600 IC = 1mA, VCE = 5V 2
Input Resistor (R1) Tolerance R1 -30 30 % 2
Input Resistor (R1) nominal R1 4.7 kΩ NOM, DDTC143TE 1
Gain-Bandwidth Product fT 250 MHz VCE = 10V, IE = -5mA, f = 100MHz; transistor only 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin  Terminals: Matte Tin Finish. Solderable per MIL-STD-202, Method 208 1

CAD (KiCad official)

  • Symbol: DDTC143TE-7-F
  • Footprint: Package_TO_SOT_SMD:SOT-523
  • 3D model: SOT-523, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.8 mm nominal SOT-523 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: ddtc143te-7-f-etched.step / ddtc143te-7-f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ddtc143te-7-f.step / ddtc143te-7-f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (6 pp, sha256 7dc388f2042e7aa2, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF