component
DDTC123TUA-7-F
Public Made by Adomby adom
Diodes Incorporated Digital Transistors, SOT-323-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
DDTC123TUA-7-F
Diodes Incorporated · Digital Transistors · SOT-323-3
DDTC123TUA-7-F from Diodes Incorporated, in a SOT-323-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | input | Base input through the built-in 2.2kΩ (nominal, ±30%) series resistor R1 for DDTC123TUA; VEBO max 5V. |
| 2 | GND | power_in | Emitter, connected to ground (0); shown as GND(0) in the device schematic. |
| 3 | OUT | output | Collector output of the NPN transistor; IC max 100mA, VCEO 50V, VCBO 50V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-323-3 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Collector-Base Breakdown Voltage | BVCBO | 50 | V | IC = 50μA | 2 | ||
| Collector-Emitter Breakdown Voltage | BVCEO | 50 | V | IC = 1mA | 2 | ||
| Emitter-Base Breakdown Voltage | BVEBO | 5 | V | IE = 50μA | 2 | ||
| Collector Cutoff Current | ICBO | 0.5 | µA | VCB = 50V | 2 | ||
| Emitter Cutoff Current | IEBO | 0.5 | µA | VEB = 4V | 2 | ||
| Collector-Emitter Saturation Voltage | VCE(sat) | 0.3 | V | IC/IB = 10mA/1mA, 5mA/0.5mA, 2.5mA/0.25mA, 1mA/0.1mA, 5mA/0.5mA, 2.5mA/0.25mA, 1mA/0.1mA, 0.5mA/0.05mA (listed in table order; per-part mapping not explicit in extracted text) | 2 | ||
| DC Current Transfer Ratio | hFE | 100 | 250 | 600 | IC = 1mA, VCE = 5V | 2 | |
| Input Resistor (R1) Tolerance | ∆R1 | -30 | 30 | % | 2 | ||
| Input Resistor (R1) nominal | R1 | 2.2 | kΩ | R1(NOM) for DDTC123TUA | 1 | ||
| Collector-Base Voltage | VCBO | 50 | V | TA = +25°C | 2 | ||
| Collector-Emitter Voltage | VCEO | 50 | V | TA = +25°C | 2 | ||
| Emitter-Base Voltage | VEBO | 5 | V | TA = +25°C | 2 | ||
| Collector Current | IC (Max) | 100 | mA | TA = +25°C | 2 | ||
| Power Dissipation | PD | 200 | mW | Mounted on FR4 PC Board with minimum recommended pad layout (Note 5), TA = +25°C | 2 | ||
| Thermal Resistance, Junction to Ambient Air | RθJA | 625 | °C/W | Mounted on FR4 PC Board with minimum recommended pad layout (Note 5), TA = +25°C | 2 | ||
| Operating and Storage Temperature Range | TJ, TSTG | -55 | 150 | °C | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | • Terminals: Finish, Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 | 1 |
CAD (KiCad official)
- Symbol:
DDTC123TUA-7-F - Footprint:
Package_TO_SOT_SMD:SOT-323_SC-70 - 3D model: SOT-323-3 (KiCad packages3D, STEP)
- 3D model files:
ddtc123tua-7-f-etched.step/ddtc123tua-7-f-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ddtc123tua-7-f.step/ddtc123tua-7-f.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (5 pp, sha256
520b9999de45808f, retrieved 2026-10-16, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# DDTC123TUA-7-F
**Diodes Incorporated** · Digital Transistors · SOT-323-3
DDTC123TUA-7-F from Diodes Incorporated, in a SOT-323-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | input | Base input through the built-in 2.2kΩ (nominal, ±30%) series resistor R1 for DDTC123TUA; VEBO max 5V. |
| 2 | GND | power_in | Emitter, connected to ground (0); shown as GND(0) in the device schematic. |
| 3 | OUT | output | Collector output of the NPN transistor; IC max 100mA, VCEO 50V, VCBO 50V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-323-3 |
| Category | Transistors/Thyristors |
| Pins | 3 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Collector-Base Breakdown Voltage | BVCBO | 50 | | | V | IC = 50μA | 2 |
| Collector-Emitter Breakdown Voltage | BVCEO | 50 | | | V | IC = 1mA | 2 |
| Emitter-Base Breakdown Voltage | BVEBO | 5 | | | V | IE = 50μA | 2 |
| Collector Cutoff Current | ICBO | | | 0.5 | µA | VCB = 50V | 2 |
| Emitter Cutoff Current | IEBO | | | 0.5 | µA | VEB = 4V | 2 |
| Collector-Emitter Saturation Voltage | VCE(sat) | | | 0.3 | V | IC/IB = 10mA/1mA, 5mA/0.5mA, 2.5mA/0.25mA, 1mA/0.1mA, 5mA/0.5mA, 2.5mA/0.25mA, 1mA/0.1mA, 0.5mA/0.05mA (listed in table order; per-part mapping not explicit in extracted text) | 2 |
| DC Current Transfer Ratio | hFE | 100 | 250 | 600 | | IC = 1mA, VCE = 5V | 2 |
| Input Resistor (R1) Tolerance | ∆R1 | -30 | | 30 | % | | 2 |
| Input Resistor (R1) nominal | R1 | | 2.2 | | kΩ | R1(NOM) for DDTC123TUA | 1 |
| Collector-Base Voltage | VCBO | | | 50 | V | TA = +25°C | 2 |
| Collector-Emitter Voltage | VCEO | | | 50 | V | TA = +25°C | 2 |
| Emitter-Base Voltage | VEBO | | | 5 | V | TA = +25°C | 2 |
| Collector Current | IC (Max) | | | 100 | mA | TA = +25°C | 2 |
| Power Dissipation | PD | | | 200 | mW | Mounted on FR4 PC Board with minimum recommended pad layout (Note 5), TA = +25°C | 2 |
| Thermal Resistance, Junction to Ambient Air | RθJA | | | 625 | °C/W | Mounted on FR4 PC Board with minimum recommended pad layout (Note 5), TA = +25°C | 2 |
| Operating and Storage Temperature Range | TJ, TSTG | -55 | | 150 | °C | | 2 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | • Terminals: Finish, Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 | 1 |
## CAD (KiCad official)
- Symbol: `DDTC123TUA-7-F`
- Footprint: `Package_TO_SOT_SMD:SOT-323_SC-70`
- 3D model: SOT-323-3 (KiCad packages3D, STEP)
- 3D model files: `ddtc123tua-7-f-etched.step` / `ddtc123tua-7-f-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ddtc123tua-7-f.step` / `ddtc123tua-7-f.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Diodes Incorporated datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8560098348339929088) (5 pp, sha256 `520b9999de45808f`, retrieved 2026-10-16, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ddtc123tua-7-f-datasheet.pdf)