component
DAC8750IRHAR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DAC), VQFN-40-EP(6x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 14d ago |
| viewers | 14d ago |
| dac8750irhar-etched.glb | 14d ago |
| dac8750irhar-etched.step | 14d ago |
| dac8750irhar-hero.glb | 14d ago |
| dac8750irhar-hero.overlay.json | 14d ago |
| dac8750irhar.glb | 14d ago |
| dac8750irhar.kicad_mod | 14d ago |
| dac8750irhar.kicad_sym | 14d ago |
| dac8750irhar.lbr | 14d ago |
| dac8750irhar.step | 14d ago |
| package.json | 14d ago |
| page.json | 14d ago |
| README.md | 14d ago |
DAC8750IRHAR
Texas Instruments · Digital To Analog Converters (DAC) · VQFN-40-EP(6x6)
DAC8750IRHAR from Texas Instruments, in a VQFN-40-EP(6x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection. |
| 2 | ALARM | output | Open-drain alarm output that goes low when an alarm condition (open circuit, over temperature, timeout, and so on) is detected, and requires an external 10 kΩ pullup resistor. |
| 3 | GND | power_in | Ground reference point for all digital circuitry of the device. |
| 4 | GND | power_in | Ground reference point for all digital circuitry of the device. |
| 5 | CLR | input | Active-high clear input; a logic high on this pin causes the part to enter the CLEAR state. |
| 6 | LATCH | input | Load DAC registers input; a rising edge loads the input shift register data into the DAC data and control registers and updates the DAC output. |
| 7 | SCLK | input | Serial clock input of the SPI with Schmitt-trigger logic, supporting data transfer at rates up to 30 MHz. |
| 8 | DIN | input | Serial data input clocked into the 24-bit input shift register on the rising edge of the serial clock, with Schmitt-trigger logic. |
| 9 | SDO | output | Serial data output whose data are valid on the rising edge of SCLK. |
| 10 | NC | unconnected | No connection. |
| 11 | NC | unconnected | No connection. |
| 12 | GND | power_in | Ground reference point for all analog circuitry of the device. |
| 13 | GND | power_in | Ground reference point for all analog circuitry of the device. |
| 14 | GND | power_in | Ground reference point for all analog circuitry of the device. |
| 15 | GND | power_in | Ground reference point for all analog circuitry of the device. |
| 16 | ISET-R | input | Connection pin for an external precision resistor of 15 kΩ. |
| 17 | REFOUT | output | Internal reference output that connects to REFIN when the internal reference is used. |
| 18 | REFIN | input | Reference input, with a reference input voltage of 4.95 V to 5.05 V in the recommended operating conditions. |
| 19 | NC | unconnected | No connection. |
| 20 | NC | unconnected | No connection. |
| 21 | NC | unconnected | No connection. |
| 22 | NC | unconnected | No connection. |
| 23 | DVDD-EN | input | Internal power-supply enable: connect to GND to disable the internal supply (an external supply must then be applied to DVDD), or leave unconnected to enable it. |
| 24 | HART-IN | input | Analog input pin for HART modulation superimposed on the current output. |
| 25 | R3-SENSE | output | Output-current monitoring pin; the voltage between R3-SENSE and BOOST is directly proportional to the output current. |
| 26 | IOUT | output | Current output pin; loop compliance voltage is AVDD - 2 V at 24 mA output. |
| 27 | BOOST | output | Boost pin for an optional external transistor connection. |
| 28 | CAP1 | input | Optional connection for an output filtering capacitor. |
| 29 | CAP2 | input | Optional connection for an output filtering capacitor. |
| 30 | NC | unconnected | No connection. |
| 31 | NC | unconnected | No connection. |
| 32 | NC | unconnected | No connection. |
| 33 | NC | unconnected | No connection. |
| 34 | NC | unconnected | No connection. |
| 35 | NC | unconnected | No connection. |
| 36 | AVDD | power_in | Positive analog power supply, specified from 10 V to 36 V. |
| 37 | GND | power_in | Ground reference point for all analog circuitry of the device. |
| 38 | NC | unconnected | No connection. |
| 39 | DVDD | power_in | Digital power supply, 2.7 V to 5.5 V, which can be an input or an output depending on the DVDD-EN pin. |
| 40 | NC | unconnected | No connection. |
| 41 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-40-EP(6x6) |
| Category | Data Acquisition |
| Pins | 41 |
CAD (KiCad official)
- Symbol:
DAC8750IRHAR - Footprint:
Package_DFN_QFN:QFN-40-1EP_6x6mm_P0.5mm_EP4.6x4.6mm - 3D model: VQFN-40-EP(6x6) (KiCad packages3D, STEP)
- 3D model files:
dac8750irhar-etched.step/dac8750irhar-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);dac8750irhar.step/dac8750irhar.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (58 pp, sha256
204cb50cd17b9ae3, retrieved 2026-10-12, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).