Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	14d ago
viewers	dac8568idpw: viewers · Ray	14d ago
dac8568idpw-etched.glb	dac8568idpw: factory component page (tier=lcsc) · Ray	14d ago
dac8568idpw-etched.step	dac8568idpw: factory component page (tier=lcsc) · Ray	14d ago
dac8568idpw-hero.glb	dac8568idpw: hero GLB from the etched model (keeps the MPN mark) · Ray	14d ago
dac8568idpw-hero.overlay.json	Publish 0.1.0 · Ray	14d ago
dac8568idpw.glb	Publish 0.1.0 · Ray	14d ago
dac8568idpw.kicad_mod	Publish 0.1.0 · Ray	14d ago
dac8568idpw.kicad_sym	Publish 0.1.0 · Ray	14d ago
dac8568idpw.lbr	Publish 0.1.0 · Ray	14d ago
dac8568idpw.step	Publish 0.1.0 · Ray	14d ago
package.json	Publish 0.1.0 · Ray	14d ago
page.json	Set visibility: public · Ray	14d ago
README.md	Publish 0.1.0 · Ray	14d ago

DAC8568IDPW

Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-16

DAC8568IDPW from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	LDAC	input	Load DACs input; the datasheet pin table gives no further limits or timing for this function.
2	SYNC	input	Active-low, level-triggered frame sync input that enables the input shift register so data are sampled on subsequent falling SCLK edges, the DAC output updates after the 32nd clock, and a SYNC rising edge before the 31st clock edge aborts the write; Schmitt-Trigger input.
3	AVDD	power_in	Power-supply input, 2.7V to 5.5V.
4	VOUTA	output	Analog output voltage from DAC A.
5	VOUTC	output	Analog output voltage from DAC C.
6	VOUTE	output	Analog output voltage from DAC E.
7	VOUTG	output	Analog output voltage from DAC G.
8	VREFIN/VREFOUT	bidirectional	Positive reference input or reference output (2.5V when the internal reference is used); external VREFIN max is AVDD for grades A/B and AVDD/2 for grades C/D.
9	CLR	input	Asynchronous clear input; the datasheet pin table gives no further limits or behavior for this function.
10	VOUTH	output	Analog output voltage from DAC H.
11	VOUTF	output	Analog output voltage from DAC F.
12	VOUTD	output	Analog output voltage from DAC D.
13	VOUTB	output	Analog output voltage from DAC B.
14	GND	power_in	Ground reference point for all circuitry on the device.
15	DIN	input	Serial data input clocked into the 32-bit input shift register on each falling SCLK edge; Schmitt-Trigger logic input.
16	SCLK	input	Serial clock input supporting data transfer at rates up to 50MHz; Schmitt-Trigger logic input.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	TSSOP-16
Category	Data Acquisition
Pins	16

CAD (KiCad official)

Symbol: DAC8568IDPW
Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
3D model: TSSOP-16 (KiCad packages3D, STEP)
3D model files: dac8568idpw-etched.step / dac8568idpw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8568idpw.step / dac8568idpw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (72 pp, sha256 72c867a78805e503, retrieved 2026-10-12, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF