main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers dac8568icpw: viewers · Ray 2h ago
dac8568icpw-etched.glb dac8568icpw: factory component page (tier=lcsc) · Ray 2h ago
dac8568icpw-etched.step dac8568icpw: factory component page (tier=lcsc) · Ray 2h ago
dac8568icpw-hero.glb Publish 0.1.0 · Ray 2h ago
dac8568icpw-hero.overlay.json Publish 0.1.0 · Ray 2h ago
dac8568icpw.glb Publish 0.1.0 · Ray 2h ago
dac8568icpw.kicad_mod Publish 0.1.0 · Ray 2h ago
dac8568icpw.kicad_sym Publish 0.1.0 · Ray 2h ago
dac8568icpw.lbr Publish 0.1.0 · Ray 2h ago
dac8568icpw.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Initial commit: component/dac8568icpw · Ray 2h ago

DAC8568ICPW

Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-16

DAC8568ICPW from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LDAC input Load DACs control input.
2 SYNC input Level-triggered frame synchronization control input (active low) with Schmitt-Trigger logic.
3 AVDD power_in Power-supply input, 2.7V to 5.5V.
4 VOUTA output Analog output voltage from DAC A, 0V to AVDD output range.
5 VOUTC output Analog output voltage from DAC C, 0V to AVDD output range.
6 VOUTE output Analog output voltage from DAC E, 0V to AVDD output range.
7 VOUTG output Analog output voltage from DAC G, 0V to AVDD output range.
8 VREFIN/VREFOUT bidirectional Positive reference input/output, 2.5V when internal reference is enabled.
9 CLR input Asynchronous clear input.
10 VOUTH output Analog output voltage from DAC H, 0V to AVDD output range.
11 VOUTF output Analog output voltage from DAC F, 0V to AVDD output range.
12 VOUTD output Analog output voltage from DAC D, 0V to AVDD output range.
13 VOUTB output Analog output voltage from DAC B, 0V to AVDD output range.
14 GND power_in Ground reference point for all circuitry on the device.
15 DIN input Serial data input clocked into 32-bit shift register on falling SCLK edges, Schmitt-Trigger logic.
16 SCLK input Serial clock input supporting data transfer rates up to 50MHz, Schmitt-Trigger logic.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: DAC8568ICPW
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: dac8568icpw-etched.step / dac8568icpw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8568icpw.step / dac8568icpw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (72 pp, sha256 e14f8beb0a8c704b, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF